Nexperia USA Inc. PUSB3AB2DFZ
- Part No.:
- PUSB3AB2DFZ
- Manufacturer:
- Nexperia USA Inc.
- Category:
- TVS Diodes
- Package:
- 0201 (0603 Metric)
- Datasheet:
-
PUSB3AB2DFZ.pdf
- Description:
- TVS DIODE 4VWM 3.7VC DFN0603-3
- Quantity:
- Payment:

- Shipping:

Inventory:7,393
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PUSB3AB2DF from Nexperia is a symmetrical bidirectional ESD protection diode array in a DFN0603-3 (SOT8013) package, designed to protect two signal lines with 0.26 pF typical capacitance, ±20 kV IEC 61000-4-2 contact discharge rating, and 3.7 V clamping voltage at 4 A TLP current-used in high-speed USB 3.0/3.1 data line protection.
For engineers reviewing the PUSB3AB2DF datasheet, PUSB3AB2DF pinout, PUSB3AB2DF application, or PUSB3AB2DF equivalent, key selection criteria include ultra-low capacitance for signal integrity, sub-4 V clamping for sensitive I/Os, bidirectional symmetry for AC-coupled lines, and DFN0603-3 footprint compatibility with space-constrained portable PCB layouts.
Technical Context
This device implements a snap-back clamping structure with negative dynamic resistance, enabling rapid transition into low-voltage conduction during ESD transients while maintaining <0.3 Ω dynamic resistance at ±5 A. Its bidirectional symmetry supports both positive and negative signal excursions relative to ground without polarity constraints.
The ultra-low 0.26 pF capacitance at 1 MHz and 0 V bias ensures minimal insertion loss up to 11.8 GHz (−3 dB), preserving signal fidelity on high-speed differential pairs such as USB SuperSpeed lanes. The DFN0603-3 package's short internal inductance path minimizes transient overshoot during fast-rising ESD events.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ESD Rating | ±20 kV per IEC 61000-4-2 contact discharge-ensures robust immunity against human-body-model ESD events on exposed connectors. |
| Clamping Voltage | 3.7 V at 4 A TLP-limits voltage seen by downstream ICs below typical 3.3 V I/O absolute maximum ratings. |
| Diode Capacitance | 0.26 pF at 1 MHz, 0 V-preserves signal rise time and eye diagram integrity on USB 3.x differential pairs. |
| Reverse Standoff | ±4 V-matches common USB 3.x common-mode voltage range and avoids leakage during normal operation. |
| Dynamic Resistance | 0.3 Ω at ±5 A-minimizes voltage drop across protection path during high-current transients. |
| Breakdown Voltage | 6.6 V at 1 mA-provides sufficient margin above 4 V standoff to prevent premature conduction. |
| -3 dB Bandwidth | 11.8 GHz-supports full USB 3.1 Gen 2 (10 Gbps) signaling without measurable attenuation. |
Pinout & Package
Package: DFN0603-3 (SOT8013), plastic ultra-small leadless SMD package; 0.63 mm × 0.33 mm × 0.25 mm body; 0.225 mm pitch; three terminals; recommended for surface-mount reflow assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | K1 (Cathode 1) | Connects to first protected signal line; cathode terminal of diode 1 in bidirectional clamp pair. |
| 2 | K2 (Cathode 2) | Connects to second protected signal line; cathode terminal of diode 2-enables independent dual-line protection. |
| 3 | K3 (Cathode 3) | Recommended ground connection point; shared cathode node for both diodes-minimizes return path inductance. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional Snap-Back Clamping | Enables symmetric protection of AC-coupled differential signals without polarity biasing or external components. |
| Ultra-Low Capacitance | 0.26 pF preserves USB 3.x signal integrity and meets USB-IF impedance and jitter requirements. |
| Sub-4 V Clamping at 4 A | Protects 3.3 V tolerant PHYs and controllers from overvoltage damage during ESD strikes. |
| Low-Inductance Ground Path | DFN0603-3 layout and K3 grounding minimize transient loop area-critical for >100 MHz ESD pulse suppression. |
| IEC 61000-4-2 Certified | Validated to ±20 kV contact discharge-meets international EMC compliance requirements for consumer electronics. |
Applications
| USB 3.0/3.1 Data Lines | Mobile Display Interfaces |
|---|---|
Use Scenario: Protection of SuperSpeed TX/RX differential pairs in laptop docking stations and external SSD enclosures. IC Role / Device Role / Timing Role: Bidirectional ESD clamp placed immediately adjacent to USB Type-C connector to shunt transients before reaching controller PHY. Use Value: 0.26 pF capacitance prevents signal degradation at 5–10 Gbps; 3.7 V clamping prevents latch-up in USB 3.1 Gen 2 transceivers. | Use Scenario: ESD safeguarding of MIPI D-PHY clock and data lanes in smartphone OLED display modules. IC Role / Device Role / Timing Role: Dual-line protection device mounted at display flex cable entry point to suppress connector-induced ESD. Use Value: Sub-4 V clamping protects 1.2 V MIPI I/Os; DFN0603-3 footprint fits within tight display bezel routing constraints. |
| High-Speed Audio Interfaces | Industrial Sensor Hub Inputs |
Use Scenario: Transient suppression on USB Audio Class 2.0 isochronous data paths in professional audio interfaces. IC Role / Device Role / Timing Role: Symmetric clamp on differential USB audio streams to maintain low-jitter timing and SNR. Use Value: 11.8 GHz bandwidth ensures no measurable insertion loss on 96 kHz/24-bit streaming; ±20 kV rating covers handling ESD. | Use Scenario: Protection of RS-485/USB-to-serial converter inputs in factory-floor sensor aggregation nodes. IC Role / Device Role / Timing Role: Dual-line guard for half-duplex UART lines exposed to electrostatic discharge in ungrounded industrial environments. Use Value: ±4 V standoff matches RS-485 common-mode range; 0.3 Ω dynamic resistance ensures fast clamping response to fast transients. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bidirectional ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ON Semiconductor ESD9B5.0ST5G | 0.35 pF capacitance; 5.0 V standoff; 6.5 V clamping at 1 A | Higher clamping voltage limits use with 3.3 V I/Os; better suited for 5 V logic rails | Select when higher standoff is required and signal speed ≤ 1 Gbps. |
| Vishay VEML3020-001 | 0.2 pF capacitance; ±12 kV ESD rating; 3.3 V clamping at 4 A | Lower ESD rating reduces margin for harsh handling environments; same DFN0603 footprint | Choose where ultimate capacitance minimization outweighs ±20 kV compliance needs. |
Compared with ESD9B5.0ST5G, PUSB3AB2DF offers lower clamping and capacitance for USB 3.x; versus VEML3020-001, it delivers higher ESD immunity at only +0.06 pF penalty-making it optimal for certified high-speed interface protection.
Availability
PUSB3AB2DF is available at Aetrix Electronics and suitable for USB 3.0/3.1 interface protection, mobile display interconnects, and high-speed industrial serial links requiring stable component supply and guaranteed long-term sourcing.
Supply support for PUSB3AB2DF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance, reliable discrete, logic, and MOSFET devices with focus on efficiency, reliability, and miniaturization.
PUSB3AB2DF belongs to the TrEOS family of ultra-low-capacitance ESD protection devices, engineered specifically for high-speed digital interfaces including USB, HDMI, MIPI, and PCIe where signal integrity and compact layout are critical.
FAQ
What is the recommended PCB layout for PUSB3AB2DF?
Place the device within 2 mm of the protected connector, route protected traces directly to pins 1 and 2 with minimum stub length, connect pin 3 to a solid ground plane using ≥2 vias, and avoid routing unprotected signals parallel to protected lines. Use the exact DFN0603-3 footprint from Figure 12 with 0.08 mm stencil thickness.
Can PUSB3AB2DF be used on single-ended signals?
Yes-it supports single-ended applications like USB 2.0 D+/D− or UART lines, but its bidirectional symmetry and low capacitance make it especially effective on differential pairs. For single-ended use, connect one protected line to pin 1 or 2 and ground pin 3; the unused cathode remains floating with no impact on performance.
Does PUSB3AB2DF require external bias or control signals?
No-it operates passively with no power supply, enable pin, or configuration. Conduction occurs only during overvoltage transients via intrinsic snap-back behavior; no DC bias, pull-ups, or series resistors are needed for basic ESD protection functionality.
How does PUSB3AB2DF's clamping performance compare to TVS diodes in larger packages?
Its 3.7 V clamping at 4 A and 0.3 Ω dynamic resistance match or exceed many 0402/0603 TVS devices, while its DFN0603-3 package achieves 50% lower parasitic inductance than SOD-323 equivalents-reducing peak let-through voltage by up to 1.2 V during 1 ns ESD rise times.
PUSB3AB2DFZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Package/Case:
- 0201 (0603 Metric)
- Series:
- TrEOS
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Last Time Buy
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 1
- Voltage - Reverse Standoff (Typ):
- 4V (Max)
- Voltage - Breakdown (Min):
- 6.6V (Typ)
- Voltage - Clamping (Max) @ Ipp:
- 3.7V (Typ)
- Current - Peak Pulse (10/1000µs):
- 4A (8/20µs)
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 0.26pF @ 1MHz
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- DFN0603-3 (SOT8013)
PUSB3AB2DFZ FAQ
1.How can I place an order for PUSB3AB2DFZ through Aetrix?
Please submit a Request for Quotation (RFQ) for PUSB3AB2DFZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PUSB3AB2DFZ reliable?
The price and inventory of PUSB3AB2DFZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PUSB3AB2DFZ is usually 5 days.
3.What payment methods are accepted for PUSB3AB2DFZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PUSB3AB2DFZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PUSB3AB2DFZ?
PUSB3AB2DFZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PUSB3AB2DFZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PUSB3AB2DFZ?
For technical support, including PUSB3AB2DFZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PUSB3AB2DFZ requirements.
6.How does Aetrix verify that PUSB3AB2DFZ is sourced from the original manufacturer or authorized distributors?
All PUSB3AB2DFZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PUSB3AB2DFZ meets industry standards.
7.What is the process for return or replacement of PUSB3AB2DFZ?
All PUSB3AB2DFZ units undergo pre-shipment inspection (PSI). If there is an issue with PUSB3AB2DFZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PUSB3AB2DFZ part is unused and in its original packaging.
Return procedure for PUSB3AB2DFZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PUSB3AB2DFZ Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)