Nexperia USA Inc. PUSB3FR6Z
- Part No.:
- PUSB3FR6Z
- Manufacturer:
- Nexperia USA Inc.
- Category:
- TVS Diodes
- Package:
- 7-XFDFN
- Datasheet:
-
PUSB3FR6Z.pdf
- Description:
- TVS DIODE 3.3VWM 3VC 7XSON
- Quantity:
- Payment:

- Shipping:

Inventory:39,027
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PUSB3FR6 from Nexperia is a 6-channel ultra-low-capacitance ESD protection diode array designed for SuperSpeed USB 3.2 (10 Gbps), SD 3.0, and Thunderbolt interfaces. It provides ±15 kV IEC 61000-4-2 contact ESD protection per channel with 0.35 pF line capacitance, snapback clamping structure, and DFN2111-7 (SOT1358-1) package for high-density PCB layouts in portable electronics.
For engineers reviewing the PUSB3FR6 datasheet, PUSB3FR6 pinout, PUSB3FR6 application, or PUSB3FR6 equivalent, this device is selected for high-speed serial bus protection where signal integrity, minimal insertion loss, and rail-to-rail clamping at sub-1.6 V snapback voltage are critical design requirements.
Technical Context
The PUSB3FR6 implements six independent bidirectional snapback diodes with dynamic resistance as low as 0.29 Ω under TLP stress, enabling fast clamping to limit transient voltages below 3 V at ±5 A. Its rail-to-rail architecture connects each channel between VCC and GND without external bias, supporting unidirectional or bidirectional data lines.
Designed for differential signaling, it maintains matched 0.5 mm trace spacing and exhibits <−20 dB differential-mode insertion loss at 5 GHz (Fig. 1), while crosstalk remains below −70 dB (Fig. 3). The device's capacitance stays stable (<0.4 pF) across 0–1.5 V input range (Fig. 2), preserving eye diagram integrity at 10 Gbps (Figs. 4–5).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ESD Rating | ±15 kV contact discharge per IEC 61000-4-2 Level 4 - ensures robust system-level immunity without downstream component damage |
| Line Capacitance | 0.35 pF typical at 1 MHz - preserves signal rise/fall times and minimizes jitter on 10 Gbps USB 3.2 links |
| Snapback Voltage | 1.6 V typical at 1 A TLP - enables low-clamp protection that avoids violating receiver common-mode voltage limits |
| Clamping Voltage | ±3 V at ±5 A TLP - limits transient overshoot to safe levels for 3.3 V tolerant PHYs |
| Dynamic Resistance | 0.29 Ω typical (positive/negative TLP) - sustains low-voltage clamping under fast-rising ESD events |
| Breakdown Voltage | 6 V minimum at 1 mA - provides margin above 3.3 V supply rails while avoiding false triggering |
| Leakage Current | 100 nA max per channel at 3 V - prevents DC loading of high-impedance data lines |
Pinout & Package
Package: XSON7 (SOT1358-1), leadless DFN2111-7, 1.1 × 2.1 × 0.5 mm body, 0.5 mm pitch, thermal pad exposed on underside.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | CH1 | ESD protection channel 1 - bidirectional snapback diode between signal line and GND/VCC |
| 2 | GND | Ground reference for all clamping paths - must be low-inductance connection to system ground plane |
| 3 | CH2 | ESD protection channel 2 - independent path with matched capacitance and timing to CH1 |
| 4 | CH3 | ESD protection channel 3 - supports third differential pair (e.g., USB 3.2 Tx/Rx or SD DAT lines) |
| 5 | CH4 | ESD protection channel 4 - enables full 4-lane protection for dual-lane interfaces or multi-signal ports |
| 6 | CH5 | ESD protection channel 5 - allows extension to 5-line configurations such as DisplayPort main link + AUX |
| 7 | CH6 | ESD protection channel 6 - completes 6-channel coverage for complex high-speed connectors (e.g., USB-C with alternate modes) |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low capacitance | 0.35 pF per channel - eliminates measurable degradation of 10 Gbps eye opening (Figs. 4–5) |
| Rail-to-rail clamping | Diodes connected between VCC and GND - protects both positive and negative transients without external bias components |
| Matched trace spacing | 0.5 mm terminal pitch - aligns with standard high-speed PCB routing rules for differential pairs |
| Pass-through signal routing | No internal series impedance or stubs - enables direct in-line placement without signal detours or vias |
| Snapback architecture | 1.6 V snapback voltage - triggers clamping before damaging overvoltage reaches downstream PHY |
Applications
| USB 3.2 Gen 2 Host Port | SD 3.0 Memory Card Slot |
|---|---|
Use Scenario: Protecting Type-A or Type-C USB 3.2 Gen 2 (10 Gbps) host controller ports on laptops and docking stations against user-handling ESD. IC Role / Device Role / Timing Role: Front-end ESD clamp placed directly at connector pins, providing rail-to-rail transient suppression before signals enter the USB PHY IC. Use Value: Maintains <−20 dB insertion loss up to 5 GHz and preserves eye diagram integrity (Fig. 4), ensuring compliance with USB-IF electrical specifications. | Use Scenario: ESD hardening of SD 3.0 UHS-II card slots in tablets and digital cameras where hot-plug events induce ±15 kV discharges. IC Role / Device Role / Timing Role: Six-channel protector covering CMD, CLK, DAT0–DAT3, and CD lines - matches SD 3.0 11-pin interface layout with minimal board area. Use Value: 0.35 pF capacitance prevents timing skew across parallel data lanes, sustaining UHS-II SDR104 mode (312 MB/s) reliability. |
| Thunderbolt 3/4 Cable Assembly | DisplayPort 1.4 Source Interface |
Use Scenario: Integration into active Thunderbolt 3/4 cables or breakout adapters to protect host-side receptacles during frequent cable insertion/removal. IC Role / Device Role / Timing Role: Channel-aligned ESD protection for four high-speed differential pairs (TX/RX lanes) plus sideband use (SBU) and VCONN lines. Use Value: Matched 0.5 mm pin spacing enables direct fanout routing to 2×2 differential pairs, minimizing crosstalk (<−70 dB, Fig. 3) and maintaining 40 Gbps aggregate bandwidth. | Use Scenario: Protecting DisplayPort 1.4 source outputs on graphics cards and monitors against ESD during HDMI/DP cable swaps. IC Role / Device Role / Timing Role: Dedicated clamp for Main Link (CH1–CH4), AUX CH (CH5), and HPD (CH6) - covers full DP 1.4 6-lane configuration. Use Value: Sub-3 V clamping at ±5 A ensures HPD logic levels remain valid during ESD events, preventing false hot-plug detection or link training failure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ON Semiconductor ESD7L5.0DT5G | Single-channel, 0.55 pF capacitance, ±12 kV ESD rating | Limited to single-line protection; requires six discrete devices for full interface coverage | Select when board space permits discrete layout and lower ESD level (±12 kV) suffices |
| Texas Instruments TPD4E05U06DQAR | 4-channel, 0.5 pF capacitance, ±12 kV ESD rating, integrated 100 Ω series resistors | Includes series termination - unsuitable for pass-through routing; adds insertion loss | Choose only if system design requires built-in series matching and ±12 kV protection is acceptable |
Compared with ESD7L5.0DT5G and TPD4E05U06DQAR, PUSB3FR6 delivers true 6-channel integration, lowest capacitance (0.35 pF), highest ESD rating (±15 kV), and zero-series-resistor pass-through routing - making it optimal for space-constrained, 10 Gbps+ interface protection where signal fidelity is non-negotiable.
Availability
PUSB3FR6 is available at Aetrix Electronics and suitable for USB 3.2 Gen 2 host ports, SD 3.0 memory card slots, and Thunderbolt 3/4 cable assemblies requiring stable component supply across high-volume consumer electronics production.
Supply support for PUSB3FR6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-performance, reliable essential semiconductors for automotive, industrial, and consumer markets, with leadership in ESD protection, logic, and MOSFET technologies.
PUSB3FR6 belongs to Nexperia's ultra-high-speed ESD protection product line, engineered specifically to preserve signal integrity on 10 Gbps+ serial interfaces while delivering industry-leading ±15 kV system-level ESD immunity.
FAQ
What is the maximum data rate supported by PUSB3FR6?
PUSB3FR6 is validated for 10 Gbps operation, as confirmed by USB 3.2 Gen 2 eye diagram testing (Fig. 4–5). Its 0.35 pF capacitance and <−20 dB insertion loss at 5 GHz ensure compliance with USB-IF electrical requirements for Gen 2 signaling, including jitter and rise-time specifications.
Does PUSB3FR6 require an external power supply or bias voltage?
No. PUSB3FR6 uses a passive rail-to-rail clamping architecture with internal diodes connected between each signal line and both VCC and GND. It operates without external bias, making it compatible with any 3.3 V or lower I/O voltage domain and eliminating need for additional power routing.
Can PUSB3FR6 be used for HDMI or DisplayPort protection?
Yes. The datasheet explicitly lists HDMI and DisplayPort as supported applications (Section 9). Its 0.35 pF capacitance, matched pin spacing, and 6-channel count cover DisplayPort 1.4's 4-lane main link plus AUX and HPD lines, and HDMI 2.1's TMDS clock/data pairs with sideband channels.
What is the thermal pad connection requirement for the SOT1358-1 package?
The exposed thermal pad on the underside of the SOT1358-1 package must be soldered to a dedicated PCB thermal land (Fig. 15) using the recommended reflow footprint: 0.53 mm × 1.36 mm solder paste stencil aperture with 0.63 mm × 1.56 mm solder land. This ensures mechanical stability and enhances thermal dissipation during ESD pulse events.
PUSB3FR6Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Package/Case:
- 7-XFDFN
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 6
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 3.3V (Max)
- Voltage - Breakdown (Min):
- 6V
- Voltage - Clamping (Max) @ Ipp:
- 3V (Typ)
- Current - Peak Pulse (10/1000µs):
- 5A (8/20µs)
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 7-XSON (1.1x2.1)
PUSB3FR6Z FAQ
1.How can I place an order for PUSB3FR6Z through Aetrix?
Please submit a Request for Quotation (RFQ) for PUSB3FR6Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PUSB3FR6Z reliable?
The price and inventory of PUSB3FR6Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PUSB3FR6Z is usually 5 days.
3.What payment methods are accepted for PUSB3FR6Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PUSB3FR6Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PUSB3FR6Z?
PUSB3FR6Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PUSB3FR6Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PUSB3FR6Z?
For technical support, including PUSB3FR6Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PUSB3FR6Z requirements.
6.How does Aetrix verify that PUSB3FR6Z is sourced from the original manufacturer or authorized distributors?
All PUSB3FR6Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PUSB3FR6Z meets industry standards.
7.What is the process for return or replacement of PUSB3FR6Z?
All PUSB3FR6Z units undergo pre-shipment inspection (PSI). If there is an issue with PUSB3FR6Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PUSB3FR6Z part is unused and in its original packaging.
Return procedure for PUSB3FR6Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PUSB3FR6Z Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…
Engineering guide to dynamic load response testing for high-current buck converters, covering load step setup, slew rate, Vcore undershoot, overshoot, recovery time, probe location, output capacitors a…

