Diodes Incorporated QSBT40-7
- Part No.:
- QSBT40-7
- Manufacturer:
- Diodes Incorporated
- Category:
- TVS Diodes
- Package:
- 6-TSSOP, SC-88, SOT-363
- Datasheet:
-
QSBT40-7.pdf
- Description:
- TVS DIODE 30VWM SOT363
- Quantity:
- Payment:

- Shipping:

Inventory:4,880
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
QSBT40-7 from Diodes Incorporated is a quad Schottky bus terminator IC designed for high-speed data line transient protection in industrial and telecom interfaces. It integrates four independent Schottky diodes with 30 V reverse voltage rating, 200 mA continuous forward current, 5 ns reverse recovery time, and 10 pF capacitance per diode–DL-to-VCC/GND path, deployed in SOT363 package for compact DDR/PCIe/LVDS termination.
For engineers reviewing the QSBT40-7 datasheet, QSBT40-7 pinout, QSBT40-7 application, or QSBT40-7 equivalent, this device serves as a low-capacitance, ESD-hardened bus clamp for signal integrity-critical digital interfaces requiring IEC61000-4-2 (15 kV air, 8 kV contact) and IEC61000-4-4 (80 A EFT) compliance without compromising switching speed.
Technical Context
The QSBT40-7 implements four monolithic Schottky diodes arranged in a common-cathode configuration per data line to VCC and GND, enabling bidirectional clamping of fast transients on parallel data buses. Each diode features a guard-ringed PN junction to suppress ESD-induced latch-up and sustain 600 mA non-repetitive surge current.
Its ultra-low 5 ns trr and sub-450 mV VF at 10 mA ensure minimal signal distortion during high-frequency edge transitions, while the 10 pF DL-to-VCC/GND capacitance maintains impedance integrity on 50–100 Ω transmission lines up to 500 MHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRRM | 30 V - Maximum reverse blocking voltage before breakdown; sets safe operating margin for 3.3 V/5 V bus clamping. |
| IFM | 200 mA - Continuous forward current per diode; supports sustained DC bias or termination current in active bus designs. |
| trr | 5.0 ns - Reverse recovery time; enables clean switching up to ~100 MHz data rates without tail current distortion. |
| CT (DL–VCC/GND) | 10.0 pF - Junction capacitance per diode path; preserves signal rise/fall times on high-speed parallel buses. |
| VF @ 10 mA | ≤ 450 mV - Forward voltage drop; minimizes power loss and voltage offset in low-voltage termination networks. |
| ESD Rating | ±15 kV air / ±8 kV contact (IEC61000-4-2) - Validated clamping robustness for handling human-body-model surges in assembly and field use. |
| Power Dissipation | 200 mW - Thermal limit at 25°C ambient; derates linearly to zero at 125°C per FR-4 PCB layout AP02001. |
Pinout & Package
SOT363 (SC-70-6) surface-mount package: 2.1 mm × 1.3 mm × 0.9 mm body, 0.65 mm lead pitch, matte tin-plated Alloy 42 leads, moisture sensitivity level 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (DL1) | Data Line 1 Anode | Input node for first high-speed data trace; clamped to VCC/GND via internal Schottky paths. |
| 2 (GND) | Common Cathode Reference | Shared cathode return for all four diodes; must be low-inductance ground plane connection. |
| 3 (VCC) | Positive Clamp Rail | Supply rail connection for positive-side clamping; ties to system VCC (typically 3.3 V or 5 V). |
| 4 (DL2) | Data Line 2 Anode | Second independent data line input; electrically isolated but thermally coupled to DL1/DL3/DL4. |
| 5 (DL3) | Data Line 3 Anode | Third data line anode; identical electrical characteristics and layout symmetry to DL1/DL2/DL4. |
| 6 (DL4) | Data Line 4 Anode | Fourth data line anode; completes quad-channel termination set for parallel bus (e.g., 4-bit DDR DQ group). |
Key Features
| Feature | Design Value |
|---|---|
| Quad Schottky Diode Integration | Four matched, guard-ringed Schottky junctions in single SOT363 die-reduces board area by >70% vs. discrete 0402 diodes. |
| Low Capacitance Clamping | 10 pF DL-to-rail capacitance ensures <1% signal reflection on 50 Ω lines at 500 MHz, preserving eye diagram integrity. |
| Fast Transient Response | 5 ns trr and <450 mV VF at 10 mA enable clamping of sub-10 ns EFT pulses without overshoot or ringing. |
| IEC61000-4-2/4-4/4-5 Compliance | Validated to Class 3 lightning surge (IEC61000-4-5), 80 A EFT (IEC61000-4-4), and 15 kV air-gap ESD (IEC61000-4-2). |
| Green RoHS Packaging | Lead-free, halogen-free, antimony-free molding compound (Br+Cl <1500 ppm, Sb <1000 ppm); compliant with EU RoHS 2 Directive 2011/65/EU. |
Applications
| DDR Memory Bus Termination | PCI Express Gen2 Lane Protection |
|---|---|
Use Scenario: Termination of 4-bit DQ group in DDR2/DDR3 memory subsystems operating at 400–800 MT/s. IC Role / Device Role / Timing Role: Quad bidirectional clamp providing VTT-equivalent DC termination and ESD suppression on parallel data lines. Use Value: Maintains signal integrity with <10 pF loading per line and absorbs >15 kV ESD events without latch-up or parameter shift. | Use Scenario: Protecting PCIe Gen2 differential pairs (TX/RX) in add-in cards and motherboard edge connectors. IC Role / Device Role / Timing Role: Per-lane transient suppressor placed adjacent to connector; clamps common-mode surges on both sides of differential pair. Use Value: 5 ns trr prevents pulse smearing across 5 GT/s data edges; 30 V VRRM accommodates PCIe 3.3 V nominal rail with safety margin. |
| LVDS Parallel Interface Clamping | Industrial CAN Bus Data Line Protection |
Use Scenario: High-density LVDS backplane interconnects in test equipment and FPGA-based instrumentation. IC Role / Device Role / Timing Role: Low-capacitance bus terminator for multi-drop LVDS buses carrying clock/data at 300–600 Mbps. Use Value: 10 pF CT avoids skew between differential signals; 200 mA IFM supports DC bias current for fail-safe open-circuit detection. | Use Scenario: Secondary-level ESD protection on CAN_H/CAN_L lines in automotive body control modules and industrial PLCs. IC Role / Device Role / Timing Role: Back-to-back Schottky clamp (using two channels per line) limiting transients to ±33 V while preserving CAN common-mode range. Use Value: Dual-channel pairing achieves symmetrical clamping; 600 mA IFSM withstands load-dump induced surges without degradation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad Schottky bus termination applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DMN3026LSD-13 | Single N-channel MOSFET with integrated Schottky diode; 30 V VDS, 3.2 A ID; no quad integration. | Used for active load-switching + reverse polarity protection-not for passive bus clamping. | Select only when replacing discrete FET+diode combos in power-path circuits, not for signal-line termination. |
| SP1001-01WTG | Quad ESD array with 0.5 pF CT per line, 12 V VBR, 3 A peak pulse current; silicon-avalanche (not Schottky) structure. | Optimized for USB 2.0/3.0 and HDMI ESD-only protection; lacks DC termination capability and 30 V blocking. | Prefer for ultra-low-capacitance video/data lines where DC bias is absent and clamping voltage <12 V is required. |
Compared with DMN3026LSD-13 and SP1001-01WTG, QSBT40-7 uniquely delivers quad Schottky clamping with 30 V VRRM, 10 pF CT, and DC termination support-making it irreplaceable for DDR/PCIe bus bias networks requiring simultaneous ESD hardening and impedance matching.
Availability
QSBT40-7 is available at Aetrix Electronics and suitable for DDR memory subsystems, PCIe add-in card designs, LVDS instrumentation interfaces, and industrial CAN node protection requiring stable component supply across long-life production cycles.
Supply support for QSBT40-7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Diodes Incorporated is a global manufacturer of discrete semiconductors and analog ICs, specializing in high-reliability protection, power management, and signal integrity solutions for industrial, computing, and communications markets.
The QSBT40 belongs to Diodes' high-speed bus protection product line, engineered specifically for low-capacitance, multi-channel clamping in DDR, PCI Express, and LVDS parallel interface applications where ESD robustness and signal fidelity are co-constrained.
FAQ
What is the maximum recommended operating temperature for QSBT40-7?
The QSBT40-7 has a specified operating junction temperature range of –55°C to +125°C. Its thermal resistance RθJA is 625°C/W on a standard FR-4 PCB per AP02001 layout. At 25°C ambient, full 200 mW power dissipation is allowed; above 25°C, derating follows the linear curve in Figure 1 of DS30195, reaching zero dissipation at 125°C ambient.
Can QSBT40-7 be used for bidirectional signal clamping on a single data line?
Yes-each DL pin connects to an anode of two internal Schottky diodes: one cathode tied to VCC (for positive overvoltage clamping) and one cathode tied to GND (for negative overvoltage clamping). This dual-path architecture enables true bidirectional transient suppression on each data line without external components.
Is QSBT40-7 compatible with lead-free reflow soldering processes?
Yes-QSBT40-7 uses matte tin-plated Alloy 42 leads and is rated for lead-free reflow per JEDEC J-STD-020. Its moisture sensitivity level is 1, meaning it can be stored indefinitely at ≤30°C/60% RH without baking. The device withstands peak reflow temperatures up to 260°C for 10 seconds, consistent with IPC/JEDEC standard profiles.
Does QSBT40-7 require external bias resistors for termination?
No-QSBT40-7 functions as a passive clamp and does not require external bias resistors. However, its VCC and GND pins must be connected to stable system rails. For active termination (e.g., matching VTT), external resistors are still needed; QSBT40-7 provides only the ESD/transient protection layer in parallel with those resistors.
QSBT40-7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Diodes Incorporated
- Package/Case:
- 6-TSSOP, SC-88, SOT-363
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Type:
- Steering (Rail to Rail)
- Unidirectional Channels:
- 4
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 30V
- Voltage - Breakdown (Min):
- -
- Voltage - Clamping (Max) @ Ipp:
- -
- Current - Peak Pulse (10/1000µs):
- -
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 10pF @ 1MHz
- Operating Temperature:
- -55°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-363
QSBT40-7 FAQ
1.How can I place an order for QSBT40-7 through Aetrix?
Please submit a Request for Quotation (RFQ) for QSBT40-7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for QSBT40-7 reliable?
The price and inventory of QSBT40-7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for QSBT40-7 is usually 5 days.
3.What payment methods are accepted for QSBT40-7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for QSBT40-7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for QSBT40-7?
QSBT40-7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your QSBT40-7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for QSBT40-7?
For technical support, including QSBT40-7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your QSBT40-7 requirements.
6.How does Aetrix verify that QSBT40-7 is sourced from the original manufacturer or authorized distributors?
All QSBT40-7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that QSBT40-7 meets industry standards.
7.What is the process for return or replacement of QSBT40-7?
All QSBT40-7 units undergo pre-shipment inspection (PSI). If there is an issue with QSBT40-7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The QSBT40-7 part is unused and in its original packaging.
Return procedure for QSBT40-7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
QSBT40-7 Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

