Diodes Incorporated SDA004-7
- Part No.:
- SDA004-7
- Manufacturer:
- Diodes Incorporated
- Category:
- TVS Diodes
- Package:
- 6-TSSOP, SC-88, SOT-363
- Datasheet:
-
SDA004-7.pdf
- Description:
- TVS DIODE 80VWM SOT363
- Quantity:
- Payment:

- Shipping:

Inventory:42,700
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SDA004-7 from Diodes Incorporated is a dual-channel transient voltage suppression (TVS) diode array designed for high-speed data line protection in USB 2.0/1.1 interfaces. It features 3pF typical capacitance between I/O lines, <25nA reverse leakage at 20V, 16V clamping voltage at 20A surge, and ESD immunity >30kV HBM - deployed across D+/D− lines with VRRM = 80V and SOT-363 package.
For engineers reviewing the SDA004-7 datasheet, SDA004-7 pinout, SDA004-7 application, or SDA004-7 equivalent, key selection criteria include low-capacitance bidirectional clamping for signal integrity, IEC 61000-4-2/4-4/4-5 compliance, dual-line protection architecture, and thermal derating behavior on FR-4 PCBs.
Technical Context
The SDA004-7 integrates two matched, bidirectional avalanche diodes in a single SOT-363 package, each configured as a symmetrical p-n-p structure with cathode-anode-cathode topology to clamp both polarities of transients on I/O1 and I/O2. It operates without bias supply and relies on intrinsic junction breakdown at 80V (VBR) to initiate conduction during overvoltage events.
Its low 3pF inter-line capacitance and 3.3pF line-to-ground capacitance preserve USB 2.0 signal rise/fall times (<1ns), while the 16V clamping level at 20A (8×20μs) ensures downstream ICs remain within absolute maximum ratings during surge events. Thermal resistance is 625°C/W (junction-to-ambient) under standard JEDEC FR-4 mounting conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRRM | 80 V - Maximum continuous reverse operating voltage per channel before breakdown; sets safe DC working margin for USB VBUS-referenced lines. |
| CLL | 2.5–4.0 pF - Inter-line capacitance at 0V bias; directly limits signal distortion and bit error rate in 480 Mbps USB 2.0 links. |
| VC @ 20A | 16 V - Clamping voltage during 8×20μs surge; defines peak stress seen by connected USB transceiver during lightning-induced surges. |
| IR @ 20V | <25 nA - Reverse leakage current; ensures negligible standby power loss and avoids false triggering in high-impedance receiver inputs. |
| ESD HBM | >30 kV - Human Body Model rating; guarantees robustness against common handling electrostatic discharges without degradation. |
| PD | 200 mW - Steady-state power dissipation limit; determines maximum continuous fault energy absorption before thermal runaway. |
Pinout & Package
Package: SOT-363 (SC-70-6), surface-mount, 6-pin plastic case with matte tin-plated Alloy 42 leads; moisture sensitivity level 1 per J-STD-020; weight ≈ 0.006 g.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | I/O1 Anode | Input/output line 1 anode connection; forms one half of bidirectional clamping path for D+ or D−. |
| Pin 2 | GND | Common cathode reference node; ties both internal diode cathodes to system ground for symmetric clamping. |
| Pin 3 | I/O1 Cathode | I/O1 cathode terminal; completes first clamping diode (anode→cathode toward GND) for negative transients. |
| Pin 4 | I/O2 Cathode | I/O2 cathode terminal; completes second clamping diode for negative transients on second data line. |
| Pin 5 | GND | Redundant ground pin; improves thermal and inductive performance by reducing ground loop impedance. |
| Pin 6 | I/O2 Anode | Input/output line 2 anode connection; forms second bidirectional clamping path, typically for complementary USB data pair. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-line bidirectional TVS | Independent clamping on I/O1 and I/O2 with shared ground; enables simultaneous protection of differential USB pairs without cross-talk coupling. |
| Ultra-low inter-line capacitance | 2.5–4.0 pF typ. at 0V - preserves USB 2.0 eye diagram integrity and meets USB-IF signal quality requirements. |
| IEC 61000-4-5 surge rating | 20A (8×20μs) per line - satisfies industrial-level surge immunity for USB ports exposed to AC mains coupling. |
| RoHS-compliant "Green" construction | Lead-, halogen-, and antimony-free molding compound (Date Code V9+); supports environmental compliance for global consumer electronics. |
Applications
| USB 2.0 Host Port Protection | USB 2.0 Peripheral Port Protection |
|---|---|
Use Scenario: Protecting upstream-facing USB ports on laptops, docking stations, or embedded hosts against ESD and cable discharge events. IC Role / Device Role / Timing Role: Bidirectional transient suppressor placed between USB controller PHY and connector, clamping fast-rising transients before they reach silicon. Use Value: Prevents latch-up or gate oxide damage in USB transceivers while maintaining <1ns signal edge fidelity via 3pF inter-line capacitance. | Use Scenario: Safeguarding downstream-facing USB ports on printers, keyboards, or external storage devices connected to noisy industrial environments. IC Role / Device Role / Timing Role: Low-leakage (25nA) TVS array absorbing 20A surge currents induced by nearby motor switching or relay bounce. Use Value: Enables reliable hot-plug operation without signal degradation or false disconnect detection due to sub-100nA leakage. |
| Industrial USB Device Interface | Automotive Infotainment USB Hub |
Use Scenario: Securing USB data links in factory automation controllers where EFT bursts (40A, 5/50ns) occur from solenoid drivers or PLC outputs. IC Role / Device Role / Timing Role: IEC 61000-4-4 compliant transient suppressor decoupling noise from USB PHY while maintaining DC blocking up to 80V. Use Value: Eliminates communication dropouts caused by repetitive electrical fast transients without requiring additional filtering components. | Use Scenario: Hardening USB connectivity in automotive head units exposed to load dump and ISO 7637-2 pulse 5a/b surges. IC Role / Device Role / Timing Role: Dual-channel TVS providing coordinated clamping across D+/D− with shared ground to prevent differential-mode surge propagation. Use Value: Maintains USB enumeration stability under 12V battery system transients by limiting clamped voltage to ≤16V at 20A. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-line USB transient suppression applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SP1003-01UTG | Lower capacitance (0.6pF), higher VRRM (12V), unidirectional configuration requiring external bias. | Requires VCC connection for forward-biased operation; unsuitable for floating or AC-coupled USB lines. | Select when ultra-low capacitance is critical and system allows dedicated VCC routing to TVS. |
| TPD2E001DRYR | Single-channel device (requires two units), 1.5pF capacitance, integrated 10Ω series resistors for ESD filtering. | Higher BOM count and board area; resistive insertion degrades signal amplitude but reduces ringing. | Prefer when board layout permits discrete placement per line and controlled impedance matching is prioritized over integration. |
Compared with SP1003-01UTG and TPD2E001DRYR, the SDA004-7 delivers true bidirectional clamping in a single package with balanced 3pF capacitance-ideal for space-constrained USB 2.0 designs needing no external bias and minimal signal impact.
Availability
SDA004-7 is available at Aetrix Electronics and suitable for USB 2.0 host port protection, industrial USB device interface hardening, and automotive infotainment hub designs requiring stable component supply and long-term lifecycle support.
Supply support for SDA004-7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Diodes Incorporated is a global manufacturer of discrete semiconductors and analog ICs, headquartered in Plano, Texas, with design, manufacturing, and sales operations across Asia, Europe, and North America.
The SDA004-7 belongs to Diodes' transient suppression portfolio targeting high-speed interface protection; it was engineered specifically for USB 1.1/2.0 compliance with IEC 61000-4-x standards and compact portable electronics form factors.
FAQ
What is the maximum clamping voltage of SDA004-7 during an 8×20μs surge event?
The SDA004-7 clamps to 16V maximum when subjected to a 20A 8×20μs surge current per channel, measured referenced to either VP or VN terminals. This value is specified in the Electrical Characteristics table under "Clamping Voltage" and confirmed by Figure 6 in the datasheet. It remains stable across temperature and aging under rated conditions.
Can SDA004-7 be used to protect HDMI or PCIe signals?
No - SDA004-7 is not suitable for HDMI or PCIe. Its 3pF inter-line capacitance exceeds the ≤0.5pF requirement for HDMI 2.0 and PCIe Gen3 differential signaling, and its 16V clamping voltage exceeds the 3.3V or 1.8V rail tolerances of those interfaces. It is qualified only for USB 1.1/2.0 data rates and voltage levels.
Does SDA004-7 require external decoupling capacitors for effective ESD protection?
No external decoupling capacitor is required for basic ESD protection, as the SDA004-7 functions as a self-contained clamping device. However, the datasheet recommends adding a 0.1μF ceramic capacitor near the VBUS pin (not the I/O lines) to stabilize power rail transients - this is separate from the TVS function and does not affect I/O line clamping performance.
How does the SOT-363 package affect thermal performance in continuous surge scenarios?
The SOT-363 package has a junction-to-ambient thermal resistance of 625°C/W under JEDEC-standard FR-4 mounting. During repetitive surges, this limits average power dissipation to 200mW - meaning sustained 20A surges must be spaced ≥100ms apart to avoid exceeding TJ(max) = +150°C. Layout improvements (e.g., copper pour under pin 2/5) can reduce RθJA by ~20%.
SDA004-7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Diodes Incorporated
- Package/Case:
- 6-TSSOP, SC-88, SOT-363
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Steering (Rail to Rail)
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 80V
- Voltage - Breakdown (Min):
- -
- Voltage - Clamping (Max) @ Ipp:
- -
- Current - Peak Pulse (10/1000µs):
- -
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 3.3pF @ 1MHz
- Operating Temperature:
- -65°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-363
SDA004-7 FAQ
1.How can I place an order for SDA004-7 through Aetrix?
Please submit a Request for Quotation (RFQ) for SDA004-7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SDA004-7 reliable?
The price and inventory of SDA004-7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SDA004-7 is usually 5 days.
3.What payment methods are accepted for SDA004-7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SDA004-7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SDA004-7?
SDA004-7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SDA004-7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SDA004-7?
For technical support, including SDA004-7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SDA004-7 requirements.
6.How does Aetrix verify that SDA004-7 is sourced from the original manufacturer or authorized distributors?
All SDA004-7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SDA004-7 meets industry standards.
7.What is the process for return or replacement of SDA004-7?
All SDA004-7 units undergo pre-shipment inspection (PSI). If there is an issue with SDA004-7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SDA004-7 part is unused and in its original packaging.
Return procedure for SDA004-7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SDA004-7 Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

