My Inquiry
My Account
onsemi SESD9L3.3ST5G
- Part No.:
- SESD9L3.3ST5G
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- SOD-923
- Datasheet:
-
SESD9L3.3ST5G.pdf
- Description:
- TVS DIODE 3.3VWM 9VC SOD923
- Quantity:
- Payment:
- Shipping:
Inventory:8,591
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SESD9L3.3ST5G from onsemi is a unidirectional ESD protection diode designed for ultra-high-speed signal lines, featuring 0.5 pF capacitance, 3.3 V working peak reverse voltage, and clamping voltage of 9.0 V at 1 A peak pulse current. It delivers sub-1 ns response time and IEC 61000−4−2 Level 4 (±15 kV air/±10 kV contact) ESD protection in SOD−923 package for USB 2.0 high-speed data lines and antenna interfaces.
For engineers reviewing the SESD9L3.3ST5G datasheet, pinout, applications, or equivalent options, key selection criteria include ultra-low capacitance for minimal signal distortion, low clamping voltage to safeguard sensitive transceivers, compact 1.00 mm × 0.60 mm footprint, and AEC−Q101 qualification for automotive-grade reliability.
Technical Context
The SESD9L3.3ST5G is a single-channel, unidirectional TVS diode optimized for board-level ESD suppression on high-frequency analog and digital signal paths. Its silicon avalanche structure enables fast turn-on (<1 ns), while its low junction capacitance (0.5 pF @ 0 V, 1 MHz) preserves signal integrity in 480 Mbps USB 2.0 channels and RF antenna feedlines.
It operates with a stand-off voltage of 3.3 V, breakdown voltage ≥4.8 V at 1 mA, and maximum leakage current of 1.0 µA at VRWM - enabling compatibility with 3.3 V I/O rails without compromising noise margin or power efficiency in portable and automotive electronics.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Capacitance | 0.5 pF @ 0 V, 1 MHz - ensures negligible loading on USB 2.0 differential pairs and RF antenna traces. |
| Working Peak Reverse Voltage | 3.3 V - matches standard 3.3 V logic and interface supply rails without false triggering. |
| Clamping Voltage | 9.0 V @ IPP = 1 A - limits transient overvoltage to safe levels for downstream PHYs and baseband ICs. |
| ESD Rating | IEC 61000−4−2 Level 4: ±15 kV air / ±10 kV contact - meets industrial and automotive system-level ESD immunity requirements. |
| Response Time | <1.0 ns - activates before ESD energy couples into protected circuitry. |
| Leakage Current | 1.0 µA max @ 3.3 V - avoids signal degradation or battery drain in always-on sensor and RF front-end circuits. |
| Package | SOD−923 (1.00 mm × 0.60 mm × 0.37 mm) - enables placement directly at connector or IC pad for shortest possible protection path. |
Pinout & Package
SOD−923 surface-mount package: ultra-compact, lead-free, matte tin-plated terminals; MSL 1 rated; compatible with standard reflow profiles up to 260 °C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (Cathode) | Protected Line Input | Connected to high-speed signal line (e.g., USB D+, D−, or antenna feed); clamps positive transients to VCC rail when used with bias. |
| 2 (Anode) | Reference / Ground Return | Tied to local ground plane or low-impedance return path; completes ESD current loop during negative transients. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low capacitance | 0.5 pF enables use on 480 Mbps USB 2.0 differential pairs without measurable eye diagram degradation. |
| Low clamping voltage | 9.0 V clamping at 1 A protects 3.3 V I/O cells in microcontrollers, USB transceivers, and RF switches against latch-up. |
| AEC−Q101 qualified | Validated for automotive infotainment, telematics, and ADAS modules requiring extended temperature operation (−55 °C to +150 °C). |
| Pb-free & RoHS compliant | Meets global environmental compliance mandates and supports lead-free assembly processes without performance trade-offs. |
Applications
| USB 2.0 High-Speed Interface | Cellular Antenna Feedline |
|---|---|
Use Scenario: Protecting USB 2.0 D+ and D− lines in portable devices against user-hand ESD events during cable insertion. IC Role / Device Role: Board-level ESD suppressor placed adjacent to USB connector to shunt transient energy before it reaches the USB PHY. Use Value: 0.5 pF capacitance prevents signal rise-time degradation and maintains eye opening at 480 Mbps; 9.0 V clamping prevents PHY damage. | Use Scenario: Safeguarding LTE/5G antenna switch and LNA input pins from electrostatic discharge during handling or environmental exposure. IC Role / Device Role: Low-capacitance transient voltage suppressor mounted at antenna port to minimize RF insertion loss and preserve noise figure. Use Value: Sub-1 ns response captures ESD before LNA saturation; 0.5 pF adds <0.05 dB insertion loss at 2.6 GHz. |
| Automotive Infotainment Display Port | Industrial Sensor Interface |
Use Scenario: ESD protection for MIPI D-PHY lanes connecting display controller to TFT panel in automotive dashboards. IC Role / Device Role: Unidirectional clamp on each high-speed differential pair, referenced to system ground. Use Value: AEC−Q101 qualification ensures reliability across −40 °C to +105 °C ambient; 3.3 V VRWM aligns with display driver I/O voltage. | Use Scenario: Protecting analog sensor outputs (e.g., pressure, temperature) connected to ADC inputs in factory automation equipment. IC Role / Device Role: Signal-line protector on low-bandwidth analog paths where leakage and offset must be minimized. Use Value: 1.0 µA max leakage avoids DC error in precision 24-bit sigma-delta ADC front-ends; SOD−923 footprint saves PCB area in dense sensor nodes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ESD9L3.3ST5G (onsemi) | 0.5 pF, 3.3 V VRWM, unidirectional, SOD−923 | Optimized for 3.3 V systems with minimal capacitance impact | Preferred for USB 2.0 and RF antenna lines where signal integrity is critical |
| TPD2E001DRYR (Texas Instruments) | 1.0 pF, 5.5 V VRWM, bidirectional, SOT−5X3 | Higher capacitance; suitable for general-purpose I/O protection at 5 V | Select when dual-direction clamping is required and 1.0 pF is acceptable for lower-speed interfaces |
Compared with TPD2E001DRYR, SESD9L3.3ST5G offers half the capacitance and tighter voltage matching for 3.3 V rails, making it superior for high-frequency signal paths; the TI part provides bidirectional protection but requires layout adjustment due to different package and pinout.
Availability
SESD9L3.3ST5G is available at Aetrix Electronics and suitable for USB 2.0 interface protection, cellular antenna feedline safeguarding, and automotive infotainment display port ESD hardening requiring stable component supply and long-term lifecycle support.
Supply support for SESD9L3.3ST5G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient power, analog, sensing, and connectivity solutions for automotive, industrial, cloud, medical, and IoT applications.
The SESD9L3.3ST5G belongs to onsemi's ESD9L/SESD9L series - engineered specifically for ultra-low-capacitance board-level ESD protection in high-speed serial interfaces and RF signal chains.
FAQ
What is the clamping voltage of SESD9L3.3ST5G under IEC 61000−4−2 ESD stress?
The SESD9L3.3ST5G exhibits a maximum clamping voltage of 9.0 V at 1 A peak pulse current per IEC 61000−4−2 waveform. This value is measured across the device terminals during standardized ESD testing and ensures downstream ICs remain within safe operating voltage limits. The clamping behavior is validated in Figures 1 and 2 of the official onsemi datasheet for SESD9L3.3ST5G.
Is SESD9L3.3ST5G suitable for protecting USB 2.0 high-speed differential pairs?
Yes, SESD9L3.3ST5G is explicitly designed for USB 2.0 high-speed applications, with 0.5 pF capacitance minimizing signal distortion and preserving eye diagram integrity at 480 Mbps. Its SOD−923 footprint allows placement directly at the USB connector, and its 3.3 V stand-off voltage matches common USB PHY I/O rails. The SESD9L3.3ST5G datasheet confirms this use case in the Applications section.
Does SESD9L3.3ST5G meet automotive qualification standards?
Yes, SESD9L3.3ST5G is AEC−Q101 qualified and PPAP capable, supporting deployment in automotive infotainment, telematics, and ADAS subsystems. It operates across −55 °C to +150 °C junction temperature range and withstands reflow up to 260 °C. These qualifications are documented in the "Mechanical Characteristics" and "Ordering Information" sections of the SESD9L3.3ST5G datasheet.
What is the polarity configuration of SESD9L3.3ST5G?
SESD9L3.3ST5G is a unidirectional ESD protection diode with cathode (Pin 1) and anode (Pin 2) terminals. Pin 1 is marked with a polarity band and connects to the protected signal line; Pin 2 connects to ground. This configuration provides low-leakage protection for 3.3 V biased lines and is confirmed in the "Pin Configuration" diagram on page 1 of the SESD9L3.3ST5G datasheet.
How does SESD9L3.3ST5G compare to ESD9L5.0ST5G in terms of voltage rating?
SESD9L3.3ST5G has a 3.3 V working peak reverse voltage (VRWM) and 4.8 V minimum breakdown voltage, whereas ESD9L5.0ST5G is rated for 5.0 V VRWM and 5.4 V minimum breakdown. Both share identical 0.5 pF capacitance and SOD−923 packaging, but SESD9L3.3ST5G is optimized for 3.3 V systems to avoid false triggering, while ESD9L5.0ST5G suits 5 V interfaces like legacy UART or GPIO protection.
SESD9L3.3ST5G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- SOD-923
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Zener
- Unidirectional Channels:
- 1
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 3.3V (Max)
- Voltage - Breakdown (Min):
- 4.8V
- Voltage - Clamping (Max) @ Ipp:
- 9V
- Current - Peak Pulse (10/1000µs):
- -
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 0.5pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOD-923
SESD9L3.3ST5G FAQ
1.How can I place an order for SESD9L3.3ST5G through Aetrix?
Please submit a Request for Quotation (RFQ) for SESD9L3.3ST5G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SESD9L3.3ST5G reliable?
The price and inventory of SESD9L3.3ST5G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SESD9L3.3ST5G is usually 5 days.
3.What payment methods are accepted for SESD9L3.3ST5G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SESD9L3.3ST5G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SESD9L3.3ST5G?
SESD9L3.3ST5G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SESD9L3.3ST5G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SESD9L3.3ST5G?
For technical support, including SESD9L3.3ST5G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SESD9L3.3ST5G requirements.
6.How does Aetrix verify that SESD9L3.3ST5G is sourced from the original manufacturer or authorized distributors?
All SESD9L3.3ST5G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SESD9L3.3ST5G meets industry standards.
7.What is the process for return or replacement of SESD9L3.3ST5G?
All SESD9L3.3ST5G units undergo pre-shipment inspection (PSI). If there is an issue with SESD9L3.3ST5G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SESD9L3.3ST5G part is unused and in its original packaging.
Return procedure for SESD9L3.3ST5G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SESD9L3.3ST5G Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
