My Inquiry
My Account
onsemi SL12T1G
- Part No.:
- SL12T1G
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
SL12T1G.pdf
- Description:
- TVS DIODE 12VWM 24VC SOT23-3
- Quantity:
- Payment:
- Shipping:
Inventory:145
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SL12T1G from onsemi is a unidirectional ESD protection diode in SOT-23 package, featuring 12 V working peak reverse voltage (VRWM), <5 pF junction capacitance at 1 MHz, 19 V clamping voltage at 1 A IPP, and 300 W peak pulse power rating per 8 × 20 µs waveform - designed for high-speed USB 2.0, HDMI, and Ethernet I/O line protection.
For engineers reviewing the SL12T1G datasheet, pinout, applications, or equivalent options, key selection criteria include low-capacitance transient suppression, IEC 61000-4-2 Level 4 contact/air discharge compliance, unidirectional clamping behavior, thermal derating on FR-5 board, and SOT-23 footprint compatibility with automated assembly.
Technical Context
The SL12T1G implements a series-compensated diode architecture: a surge protection diode paired with an integrated compensating diode to reduce total junction capacitance below 5 pF. This topology enables effective ESD clamping without signal integrity degradation on high-speed data lines.
It operates as a unidirectional TVS device - reverse-biased during overvoltage events to clamp transients to 19 V (at 1 A) while remaining non-conductive under normal 12 V DC bias. Its 1 mA breakdown voltage of 13.3–15.5 V ensures reliable turn-on margin above VRWM.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRWM | 12 V - maximum continuous reverse operating voltage before leakage exceeds 1 µA |
| VBR (min/max) | 13.3 V / 15.5 V - guaranteed avalanche initiation range at 1 mA test current |
| VC @ 1 A | 19 V - clamping voltage limiting transient energy delivered to protected IC |
| CJ @ 0 V, 1 MHz | Typ. 3.5 pF, max 5.0 pF - preserves signal integrity on >480 Mbps USB 2.0 interfaces |
| Ppk (8×20 µs) | 300 W - handles IEC 61000-4-5 lightning surges up to 12 A peak |
| IEC 61000-4-2 | ±8 kV contact, ±16 kV air - meets industrial-grade ESD immunity requirements |
| RJA (FR-5) | 556 °C/W - defines thermal derating slope: 1.8 mW/°C above 25°C ambient |
Pinout & Package
SOT-23 (TO-236) package, void-free thermosetting plastic case, UL 94 V-0 rated, optimized for high-density automated placement. Marking: L12.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Anode | Connected to protected I/O line; forward-biased during positive transients |
| 2 | Cathode | Connected to system ground; provides low-impedance path for ESD current |
| 3 | No Connect | Internally isolated terminal - no PCB trace or solder connection required |
Key Features
| Feature | Design Value |
|---|---|
| Series-compensated diode structure | Reduces total junction capacitance to ≤5 pF - critical for preserving eye diagram integrity on 480 Mbps USB 2.0 |
| Unidirectional clamping | Protects only against negative transients on positively biased lines - avoids false triggering on DC-coupled interfaces |
| IEC 61000-4-2/4-4/4-5 compliance | Validated for full-system ESD, EFT, and surge immunity testing - eliminates need for external qualification |
| Pb-free, RoHS-compliant packaging | Meets IPC-J-STD-020 moisture sensitivity level 1 - supports lead-free reflow without popcorn cracking |
| SOT-23 footprint | Enables drop-in replacement in existing high-density layouts - compatible with standard pick-and-place equipment |
Applications
| USB 2.0 Data Lines | HDMI DDC Channel |
|---|---|
Use Scenario: Protecting differential USB 2.0 D+ and D− lines from ESD events during hot-plug insertion. IC Role / Device Role / Timing Role: Unidirectional transient voltage suppressor placed between connector and USB transceiver IC. Use Value: 3.5 pF typical capacitance prevents signal rise-time degradation, maintaining >480 Mbps data rate compliance. | Use Scenario: Safeguarding HDMI DDC (Display Data Channel) I²C bus lines from electrostatic discharge during cable mating. IC Role / Device Role / Timing Role: Low-capacitance ESD clamp on 3.3 V I²C SDA/SCL lines connected to display controller. Use Value: Sub-5 pF capacitance avoids I²C timing violations while meeting ±8 kV IEC 61000-4-2 contact discharge requirement. |
| Ethernet PHY Interface | Industrial Serial Port (RS-232) |
Use Scenario: Shielding 10/100BASE-TX MDI differential pairs from ESD-induced latch-up in Ethernet PHYs. IC Role / Device Role / Timing Role: Per-line unidirectional TVS on TX+/TX− and RX+/RX− traces upstream of magnetics. Use Value: 19 V clamping voltage limits stress on PHY ESD structures without interfering with 2.5 V common-mode signaling. | Use Scenario: Hardening RS-232 driver/receiver pins against field-service ESD in factory automation terminals. IC Role / Device Role / Timing Role: Point-of-entry ESD protection on ±12 V RS-232 signal lines before transceiver IC input protection diodes. Use Value: 12 V VRWM aligns with RS-232 voltage swing envelope; 300 W peak power absorbs multiple contact discharges. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ESD5Z3.3T5G | 3.3 V VRWM, 5.5 V clamping @ 1 A, 12 pF capacitance - lower voltage rating, higher capacitance | Targeted at 3.3 V logic rails (e.g., GPIO, SDIO); unsuitable for 12 V bias or high-speed interfaces | Select when protecting sub-5 V digital I/O where clamping voltage must stay below 5.5 V |
| TPD2E001DRYR | Bi-directional, 12 pF capacitance, ±5.5 V clamping - dual-channel, higher capacitance, different polarity behavior | Designed for bidirectional data lines (e.g., USB D+/D− differential pair); requires two channels per line | Choose for differential high-speed interfaces requiring symmetrical ±clamping, accepting higher capacitance penalty |
Compared with ESD5Z3.3T5G and TPD2E001DRYR, the SL12T1G offers superior high-speed signal fidelity due to its ≤5 pF capacitance and 12 V VRWM - making it uniquely suitable for 12 V-biased, unidirectional, high-data-rate lines like USB 2.0 and HDMI DDC where low loading and precise clamping margin are essential.
Availability
SL12T1G is available at Aetrix Electronics and suitable for USB 2.0 interface protection, HDMI DDC line hardening, and industrial RS-232 port safeguarding requiring stable component supply across production lifecycles.
Supply support for SL12T1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The SL05T1G Series - including SL12T1G - was engineered specifically for low-capacitance ESD protection of high-speed digital interfaces, balancing robust transient suppression with minimal signal distortion.
FAQ
What is the maximum working voltage for SL12T1G?
The SL12T1G has a working peak reverse voltage (VRWM) of 12 V, meaning it can safely block up to 12 V DC or peak AC signals without significant leakage current. This makes SL12T1G appropriate for protecting circuits operating at nominal 12 V levels, such as certain industrial serial interfaces or legacy peripheral buses, while maintaining low standby power loss.
Does SL12T1G support bidirectional ESD protection?
No, SL12T1G is a unidirectional ESD protection diode. It clamps only negative transients relative to ground when used with a positively biased line. For bidirectional protection, two SL12T1G devices must be connected in inverse-parallel - one with anode to line, cathode to ground, and the second with cathode to line, anode to ground - as documented in the onsemi application diagrams.
What is the clamping voltage of SL12T1G at 1 A transient current?
The SL12T1G clamps to a maximum of 19 V when subjected to a 1 A peak pulse current (8 × 20 µs waveform). This value is measured under standardized test conditions and ensures downstream ICs experience limited voltage overshoot during ESD events - a critical parameter for safeguarding 3.3 V or 5 V logic interfaces connected to 12 V-biased lines.
Is SL12T1G compliant with automotive standards?
The base SL12T1G is not AEC-Q101 qualified; however, the SZSL12T1G variant - with "SZ" prefix - is automotive-grade, AEC-Q101 qualified, and PPAP capable. Engineers designing for automotive infotainment or body control modules must specify SZSL12T1G to meet automotive reliability and change-control requirements.
How does the series-compensated diode architecture reduce capacitance in SL12T1G?
SL12T1G integrates a surge protection diode in series with a compensating diode, exploiting the series capacitance formula (1/CT = 1/C1 + 1/C2). This reduces total junction capacitance to ≤5 pF - significantly lower than conventional parallel-connected TVS diodes - enabling use on high-speed interfaces like USB 2.0 without degrading signal integrity or violating eye diagram masks.
SL12T1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 1
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 12V
- Voltage - Breakdown (Min):
- 13.3V
- Voltage - Clamping (Max) @ Ipp:
- 24V
- Current - Peak Pulse (10/1000µs):
- 5A (8/20µs)
- Power - Peak Pulse:
- 300W
- Power Line Protection:
- No
- Applications:
- -
- Capacitance @ Frequency:
- 3.5pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-3 (TO-236)
SL12T1G FAQ
1.How can I place an order for SL12T1G through Aetrix?
Please submit a Request for Quotation (RFQ) for SL12T1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SL12T1G reliable?
The price and inventory of SL12T1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SL12T1G is usually 5 days.
3.What payment methods are accepted for SL12T1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SL12T1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SL12T1G?
SL12T1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SL12T1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SL12T1G?
For technical support, including SL12T1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SL12T1G requirements.
6.How does Aetrix verify that SL12T1G is sourced from the original manufacturer or authorized distributors?
All SL12T1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SL12T1G meets industry standards.
7.What is the process for return or replacement of SL12T1G?
All SL12T1G units undergo pre-shipment inspection (PSI). If there is an issue with SL12T1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SL12T1G part is unused and in its original packaging.
Return procedure for SL12T1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SL12T1G Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
