onsemi SMS15CT1G
- Part No.:
- SMS15CT1G
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- SOT-23-6 Thin, TSOT-23-6
- Datasheet:
-
SMS15CT1G.pdf
- Description:
- TVS DIODE 15VWM 29VC 6TSOP
- Quantity:
- Payment:

- Shipping:

Inventory:5,098
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SMS15CT1G from onsemi is a 5-line ESD protection diode array in TSOP-6 package, featuring common-anode monolithic construction, 15 V reverse working voltage (VRWM), 24 V clamping voltage at 12 A peak pulse current, and IEC 61000-4-2 ±15 kV air / ±8 kV contact ESD compliance - deployed for transient suppression on high-speed data lines in automotive infotainment interfaces.
For engineers reviewing the SMS15CT1G datasheet, pinout, applications, or equivalent options, key selection criteria include line count (5), clamping performance at system-level surge currents, junction capacitance (<125 pF per line), and AEC-Q101 qualification for automotive-grade reliability.
Technical Context
The SMS15CT1G implements a monolithic common-anode architecture with five independent cathodes and one shared anode, enabling compact multi-line protection without discrete diode arrays. Its silicon design targets fast response to ESD transients (sub-nanosecond) and robust 8/20 µs surge handling up to 12 A.
It operates within −40 °C to +150 °C junction temperature range and maintains <1.0 µA reverse leakage at 15 V VRWM. The device is Pb-free, UL 94 V-0 rated, and qualified to AEC-Q101 for automotive use - not intended for power rail clamping but optimized for signal-line ESD/surge co-protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRWM | 15 V - maximum continuous DC or peak AC voltage the device blocks without conduction; sets minimum operating voltage margin for protected lines. |
| VBR (min) | 17 V - breakdown initiates reliably above system operating voltage to avoid false triggering during normal operation. |
| VC @ IPP = 12 A | 29 V - clamping voltage under full-rated 8/20 µs surge; defines worst-case overvoltage seen by downstream ICs. |
| CJ (max) | 125 pF - low line-to-GND capacitance preserves signal integrity on USB 2.0, UART, or CAN FD interfaces. |
| ESD Rating | ±15 kV air / ±8 kV contact per IEC 61000-4-2 - exceeds Level 4 immunity requirements for automotive and industrial end-equipment. |
| PPK | 350 W - peak pulse power handling capability at 25 °C ambient; derates linearly above 25 °C per Figure 1. |
| AEC-Q101 | Qualified - validated for automotive temperature cycling, HTRB, and ESD stress; supports PPAP documentation. |
Pinout & Package
TSOP-6 package (Case 318G), 3.00 × 1.50 × 0.90 mm, 0.95 mm pitch, Pb-free, marked "L" for SMS15C variant. Pin 1 located at lower-left corner per ordering information.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Cathode (Line 1) | ESD current path for first protected signal line; connects to I/O trace before connector. |
| 2 | Anode (Common) | Shared anode tied to GND plane; establishes reference for all five cathodes' clamping action. |
| 3 | Cathode (Line 2) | Second independent protected line; electrically isolated from other cathodes except via common anode. |
| 4 | Cathode (Line 3) | Third protected line; enables single-package protection of multi-lane interfaces like parallel buses or camera links. |
| 5 | Cathode (Line 4) | Fourth protected line; supports compact layout for space-constrained automotive body control modules. |
| 6 | Cathode (Line 5) | Fifth protected line; completes full 5-line coverage - no internal connection between cathodes beyond shared anode node. |
Key Features
| Feature | Design Value |
|---|---|
| 5-line monolithic common-anode topology | Reduces PCB footprint vs. five discrete diodes; eliminates inter-cathode coupling and layout asymmetry. |
| 29 V clamping at 12 A (8/20 µs) | Ensures downstream logic ICs (e.g., MCU GPIOs rated to 3.3 V or 5 V) remain below absolute maximum ratings during surge events. |
| 125 pF max junction capacitance | Enables use on 480 Mbps USB 2.0 D+/D− pairs without measurable signal rise-time degradation or eye-diagram closure. |
| AEC-Q101 qualification | Validates reliability for automotive under-hood and cabin applications including infotainment, ADAS sensor interfaces, and gateway ECUs. |
| UL 94 V-0 flammability rating | Meets safety standards for plastic enclosures in consumer and industrial equipment where flame propagation must be suppressed. |
Applications
| Automotive Infotainment Interfaces | Industrial Serial Port Protection |
|---|---|
Use Scenario: Protecting HDMI, USB, and audio codec signal lines in head unit and display modules against ESD from user contact and cable hot-plug events. IC Role / Device Role / Timing Role: Signal-line transient voltage suppressor placed directly at board edge connectors to shunt ESD energy to chassis ground before reaching SoC or PHY ICs. Use Value: Prevents latch-up or permanent damage to 1.8 V/3.3 V interface circuitry while maintaining <125 pF loading for full-speed USB 2.0 compliance. |
Use Scenario: Securing RS-232, RS-485, and CAN FD transceiver I/O pins in PLC backplanes and factory automation gateways exposed to field wiring surges. IC Role / Device Role / Timing Role: Low-capacitance bidirectional clamp that activates only during transients >17 V, remaining transparent during normal 3–5 V logic signaling. Use Value: Eliminates need for external TVS arrays or ferrite beads; reduces BOM count and improves EMC test margin for IEC 61000-4-4 level 4 immunity. |
| Notebook Keyboard & Touchpad Interface | Networking Equipment Front-Panel I/O |
Use Scenario: Guarding keyboard scan matrix lines and touchpad I²C bus against human-body-model ESD during daily user interaction in thin-client laptops. IC Role / Device Role / Timing Role: Five-channel ESD suppressor mounted adjacent to ZIF connectors, with cathodes routed to individual key-scan traces and common anode to clean digital ground. Use Value: Achieves >8 kV HBM ESD robustness without degrading 100 kHz scan timing or introducing crosstalk between adjacent keys. |
Use Scenario: Protecting Ethernet PHY MDI-X pins, SFP+ module I²C management lines, and front-panel USB-C ports in enterprise switches and routers. IC Role / Device Role / Timing Role: Multi-line transient suppressor placed at connector footprint to absorb contact ESD and induced surges from nearby lightning-induced coupling. Use Value: Enables single-device protection of 5 critical low-voltage signals - reducing layout complexity and improving time-to-market for FCC/CE-certified designs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SP1006-05UTG | Lower VRWM (5.5 V), higher capacitance (350 pF), same TSOP-6 package and 5-line configuration. | Better suited for 3.3 V logic rails; less appropriate for 12–15 V analog or automotive LIN bus protection. | Select SP1006-05UTG when protecting sub-5.5 V interfaces where tighter clamping voltage is prioritized over bandwidth. |
| TPD4E05U06DQAR | Higher VRWM (5.5 V), lower clamping (12 V @ 4 A), 0.5 pF lower typical capacitance, same 5-line TSOP-6 form factor. | Optimized for ultra-high-speed interfaces (USB 3.0, MIPI); lacks AEC-Q101 qualification and automotive temperature range. | Choose TPD4E05U06DQAR for consumer portable devices requiring minimal signal distortion, not for automotive or industrial environments. |
Compared with SP1006-05UTG and TPD4E05U06DQAR, SMS15CT1G uniquely balances 15 V VRWM, AEC-Q101 qualification, and 125 pF capacitance - making it the only option among the three qualified for 12 V automotive signal lines requiring both ESD and surge immunity.
Availability
SMS15CT1G is available at Aetrix Electronics and suitable for automotive infotainment systems, industrial serial communication gateways, and notebook peripheral interfaces requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for SMS15CT1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (Semiconductor Components Industries, LLC) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The SMS15CT1G belongs to onsemi's ESD protection diode array product line, engineered specifically for high-reliability, multi-line transient suppression in space-constrained, mission-critical signal paths.
FAQ
What is the maximum clamping voltage of SMS15CT1G under surge conditions?
The SMS15CT1G clamps to 29 V when subjected to a 12 A peak pulse current with an 8/20 µs waveform - this value is specified in the Electrical Characteristics table and represents the worst-case overvoltage imposed on protected lines during standardized surge testing. The SMS15CT1G maintains this clamping performance across its full operating temperature range of −40 °C to +150 °C, ensuring consistent protection in automotive under-hood environments.
Is SMS15CT1G qualified for automotive applications?
Yes, SMS15CT1G is AEC-Q101 qualified and PPAP capable, with validation across temperature cycling, high-temperature reverse bias, and ESD stress tests required for automotive electronics. It supports operation from −40 °C to +150 °C junction temperature and carries the "SZ" prefix option (e.g., SZSMS15CT1G) for applications requiring additional site-specific control - confirming SMS15CT1G's suitability for infotainment, ADAS, and body control modules.
How many signal lines does SMS15CT1G protect, and what is its pin configuration?
SMS15CT1G protects exactly five independent signal lines using a monolithic common-anode structure in TSOP-6 package: Pin 1, 3, 4, 5, and 6 are cathodes for Lines 1–5 respectively, while Pin 2 is the shared anode connected to system ground. This configuration avoids cross-talk between protected lines and enables compact routing - confirmed in the Pin Assignment diagram on page 1 of the official datasheet for SMS15CT1G.
What is the junction capacitance of SMS15CT1G, and why does it matter?
SMS15CT1G exhibits a maximum junction capacitance of 125 pF per line at 0 V reverse bias and 1 MHz frequency - a value critical for preserving signal integrity on high-speed interfaces. At this level, SMS15CT1G introduces negligible loading on USB 2.0, UART, or I²C lines, avoiding rise-time degradation or bit-error-rate increase. The SMS15CT1G datasheet specifies this parameter under standardized test conditions to ensure predictable performance in real-world layouts.
Does SMS15CT1G meet IEC 61000-4-2 ESD immunity standards?
Yes, SMS15CT1G complies with IEC 61000-4-2 for both air discharge (±15 kV) and contact discharge (±8 kV), exceeding Class 3B HBM (>8 kV) and Class C MM (>400 V) requirements. This compliance is verified through third-party testing and documented in the Features section and Maximum Ratings table of the SMS15CT1G datasheet - confirming its readiness for CE/FCC certification in end-equipment subject to user-accessible ESD events.
SMS15CT1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- SOT-23-6 Thin, TSOT-23-6
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 5
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 15V (Max)
- Voltage - Breakdown (Min):
- 17V
- Voltage - Clamping (Max) @ Ipp:
- 29V
- Current - Peak Pulse (10/1000µs):
- 12A (8/20µs)
- Power - Peak Pulse:
- 350W
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 95pF @ 1MHz
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-TSOP
SMS15CT1G FAQ
1.How can I place an order for SMS15CT1G through Aetrix?
Please submit a Request for Quotation (RFQ) for SMS15CT1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SMS15CT1G reliable?
The price and inventory of SMS15CT1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SMS15CT1G is usually 5 days.
3.What payment methods are accepted for SMS15CT1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SMS15CT1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SMS15CT1G?
SMS15CT1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SMS15CT1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SMS15CT1G?
For technical support, including SMS15CT1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SMS15CT1G requirements.
6.How does Aetrix verify that SMS15CT1G is sourced from the original manufacturer or authorized distributors?
All SMS15CT1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SMS15CT1G meets industry standards.
7.What is the process for return or replacement of SMS15CT1G?
All SMS15CT1G units undergo pre-shipment inspection (PSI). If there is an issue with SMS15CT1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SMS15CT1G part is unused and in its original packaging.
Return procedure for SMS15CT1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SMS15CT1G Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

