STMicroelectronics ST25DV04K-JFR6D3
- Part No.:
- ST25DV04K-JFR6D3
- Manufacturer:
- STMicroelectronics
- Category:
- RFID, RF Access, Monitoring ICs
- Package:
- 12-UFDFN Exposed Pad
- Datasheet:
-
ST25DV04K-JFR6D3.pdf
- Description:
- IC RFID TRANSP 13.56MHZ 12UFDFPN
- Quantity:
- Payment:

- Shipping:

Inventory:70,027
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ST25DV04K-JFR6D3 from STMicroelectronics is a dynamic NFC/RFID tag IC with 4-Kbit EEPROM, dual I²C and ISO/IEC 15693 contactless interfaces, 1.8–5.5 V supply, 28.5 pF internal tuning capacitance, and fast transfer mode via 256-byte volatile buffer. It serves as a secure, field-powered memory bridge in smart labels, asset tracking tags, and industrial IoT sensors where battery-free operation and host-controlled RF event signaling are required.
For engineers reviewing the ST25DV04K-JFR6D3 datasheet, ST25DV04K-JFR6D3 pinout, ST25DV04K-JFR6D3 application, or ST25DV04K-JFR6D3 equivalent, key selection criteria include RF/I²C dual-interface coordination, GPO interrupt configurability (CMOS output), energy harvesting analog output (VEH), four-zone password-protected memory partitioning, and -40 to 85 °C operating range in UFDFPN12 package.
Technical Context
The device implements a dual-domain architecture: I²C interface accesses memory byte-wise (up to 512 bytes), while RF interface accesses 4-byte blocks (up to 128 blocks) per ISO/IEC 15693 and NFC Forum Type 5 compliance. Its fast transfer mode uses a dedicated 256-byte volatile buffer to synchronize data between wired and contactless domains without host polling.
RF management includes configurable GPO output (CMOS, driven by VDCG) for field change, memory write completion, or fast transfer end events; energy harvesting delivers unregulated analog voltage on VEH when RF field strength suffices; and low-power down (LPD) input reduces standby current below 1 µA in 10-ball and 12-pin packages.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory capacity | 4 Kbit (512 bytes via I²C; 128 blocks × 4 bytes via RF) |
| I²C interface speed | Up to 1 MHz - enables high-speed host-side configuration and bulk data loading |
| RF interface standard | ISO/IEC 15693 & NFC Forum Type 5 certified - ensures interoperability with commercial NFC readers |
| Fast transfer buffer | 256-byte volatile mailbox - eliminates latency in bidirectional contact-to-contactless data exchange |
| Operating temperature | -40 to +85 °C (Range 6) - validated for industrial ambient conditions without RF derating |
| Supply voltage range | 1.8–5.5 V DC - supports direct integration with microcontrollers, PMICs, and legacy 3.3/5 V systems |
| Write endurance | 1 million cycles at 25 °C - sufficient for firmware update logging and infrequent parameter storage |
| Data retention | 40 years - guarantees long-term integrity of calibration data, serial numbers, and configuration profiles |
Pinout & Package
ST25DV04K-JFR6D3 is packaged in UFDFPN12 (12-pin, 2.5 × 3.0 mm, 0.5 mm pitch), RoHS-compliant ECOPACK2, with exposed pad (EP) for thermal dissipation. This variant features CMOS GPO output and includes LPD and VDCG pins for low-power mode control and GPO driver supply.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | DC power supply input | Accepts 1.8–5.5 V; powers internal regulator and I²C logic; isolated from RF rectified supply |
| VSS | Ground reference | Common return for VCC, VDCG, and VEH; must be low-impedance for RF stability |
| SCL | I²C clock input | Open-drain compatible; requires external pull-up; synchronizes byte transfers up to 1 MHz |
| SDA | I²C bidirectional data | Open-drain I/O; shares bus with other I²C slaves; pull-up required for proper signal integrity |
| GPO | Configurable interrupt output | CMOS output (requires VDCG); signals RF field change, write completion, or fast transfer end |
| VDCG | GPO driver supply | Separate 1.8–5.5 V supply for GPO logic; floating disables GPO functionality |
| LPD | Low-power down control | Active-high input; disables internal 1.8 V regulator to reduce standby current below 1 µA |
| VEH | Energy harvesting output | Analog voltage source (unregulated); usable only when RF field strength exceeds threshold |
| AC0 / AC1 | RF antenna connection | Differential inputs for external LC tank; no DC path allowed; internal 28.5 pF tuning capacitance |
| NC | No connect | Two pins (pins 5 and 9) are reserved and must remain unconnected |
| EP | Exposed thermal pad | Must be soldered to PCB ground plane for thermal management and RF shielding |
Key Features
| Feature | Design Value |
|---|---|
| Dual-interface memory mapping | I²C addresses memory byte-wise (0x0000–0x01FF); RF addresses same space block-wise (0x0000–0x007F), enabling seamless cross-domain access |
| Four-zone password protection | User memory split into up to four areas, each independently protected by 64-bit RF/I²C passwords - enforces granular access control for multi-application use |
| Configurable GPO interrupt | GPO pin supports mixed event detection (field change, write completion, fast transfer end) and can pulse or latch - reduces host polling overhead in battery-constrained systems |
| Energy harvesting output | VEH pin delivers unregulated analog voltage during strong RF fields - powers external sensors or comparators without auxiliary supply |
| Fast transfer mode buffer | 256-byte volatile buffer acts as mailbox between I²C and RF domains - enables deterministic, low-latency synchronization without host intervention |
Applications
| Smart Industrial Labels | Secure Asset Tracking Tags |
|---|---|
Use Scenario: Reusable metal-mount label on CNC tooling stores calibration offsets, usage counters, and maintenance history. IC Role / Device Role / Timing Role: Dual-interface EEPROM bridge: I²C updates data during machine downtime; RF reads/writes during tool changeover without physical connector. Use Value: Eliminates manual data entry errors and enables real-time tool lifecycle tracking via handheld NFC reader. | Use Scenario: Tamper-evident shipping container tag logs door-open events, temperature excursions, and location handoffs across logistics chain. IC Role / Device Role / Timing Role: Secure memory node with password-protected zones: Zone 1 stores immutable UID/AFI; Zone 2 holds encrypted event log; Zone 3 retains reader authentication keys. Use Value: Prevents unauthorized memory modification while enabling field-read verification of chain-of-custody integrity. |
| Medical Device Calibration Tokens | IoT Sensor Node Configuration Modules |
Use Scenario: Disposable calibration token used with portable ultrasound probe stores transducer ID, gain profile, and date-stamped validation certificate. IC Role / Device Role / Timing Role: Field-powered memory with energy harvesting: VEH powers local comparator during NFC read; GPO pulses to wake host MCU upon successful authentication. Use Value: Enables zero-battery, plug-and-play calibration with hardware-enforced read/write permissions per regulatory audit trail. | Use Scenario: Modular environmental sensor node uses ST25DV04K-JFR6D3 to store factory-set compensation coefficients, user-defined thresholds, and OTA update metadata. IC Role / Device Role / Timing Role: Fast transfer mode buffer synchronizes I²C-loaded firmware parameters with RF-accessible runtime configuration - avoids inconsistent state during over-the-air updates. Use Value: Guarantees atomic parameter updates across wired programming and wireless commissioning workflows. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dynamic NFC tag applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ST25DV16K-JFR6D3 | 16-Kbit EEPROM (2048 bytes / 512 blocks); identical pinout, interface, and feature set | Supports larger configuration datasets and extended event logs; requires same PCB layout | Select when >512 bytes of persistent, dual-interface memory is required without changing firmware or mechanical design |
| NXP NT3H2111W0FHKH | 1-Kbyte EEPROM; NFC Forum Type 2 compliant (not Type 5); no fast transfer buffer or LPD pin | Limited to basic NDEF messaging; lacks secure multi-zone protection and energy harvesting output | Choose for cost-sensitive, single-purpose NFC tag applications where advanced security and dual-interface coordination are unnecessary |
Compared with ST25DV16K-JFR6D3, this part offers lower memory density but reduced cost and footprint; versus NT3H2111, it provides superior security architecture, ISO/IEC 15693 interoperability, and deterministic RF/I²C synchronization - critical for industrial and medical use cases requiring audit-ready data integrity.
Availability
ST25DV04K-JFR6D3 is available at Aetrix Electronics and suitable for smart industrial labels, secure asset tracking tags, medical device calibration tokens, and IoT sensor node configuration modules requiring stable component supply, full lifecycle support, and traceable sourcing.
Supply support for ST25DV04K-JFR6D3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and connectivity solutions for industrial, automotive, and consumer markets.
The ST25DV family targets secure, battery-free identification and data exchange in industrial IoT and medical devices, combining NFC/RFID functionality with robust I²C host control and hardware-based memory protection.
FAQ
What is the function of the LPD pin on ST25DV04K-JFR6D3?
The LPD (Low Power Down) pin is an active-high input that disables the internal 1.8 V regulator to reduce standby current below 1 µA. It is available only in 10-ball WLCSP and 12-pin UFDFPN packages. When LPD is high, the regulator shuts off; turn-on time is ~100 µs, which adds to boot duration before full operation. The pin is internally pulled down, so tying it to VSS enables normal operation.
How does the fast transfer mode buffer operate between I²C and RF interfaces?
The 256-byte volatile buffer acts as a mailbox: data written via I²C is instantly accessible via RF fast read commands, and vice versa. No host polling is needed - GPO can signal buffer readiness. The buffer is not EEPROM-backed; contents are lost on power loss or RF field removal. It enables deterministic, low-latency synchronization for applications like OTA parameter updates or real-time sensor data handoff.
Can ST25DV04K-JFR6D3 operate without a DC supply (VCC)?
Yes - the device operates in pure contactless mode using only RF field energy. In this mode, VCC is left unconnected, and internal rectification powers the IC. However, I²C interface is inactive without VCC, and GPO functionality requires VDCG if configured as CMOS output. Energy harvesting (VEH) is also only available when RF field strength is sufficient.
What memory protection mechanisms are implemented in ST25DV04K-JFR6D3?
The device implements three-layer protection: (1) Four user memory areas, each configurable with independent 64-bit RF and I²C passwords; (2) System configuration area protected by a separate 64-bit RF/I²C password; (3) Dynamic registers allow temporary feature enable/disable without altering static configuration. Passwords are stored in dedicated EEPROM blocks and enforced at command decode level - no unprotected read/write access is possible.
ST25DV04K-JFR6D3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- ST25D
- Package/Case:
- 12-UFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- RFID Transponder
- Frequency:
- 13.56MHz
- Standards:
- ISO 15693
- Interface:
- I2C
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 105°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 12-UFDFPN (3x3)
ST25DV04K-JFR6D3 FAQ
1.How can I place an order for ST25DV04K-JFR6D3 through Aetrix?
Please submit a Request for Quotation (RFQ) for ST25DV04K-JFR6D3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ST25DV04K-JFR6D3 reliable?
The price and inventory of ST25DV04K-JFR6D3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ST25DV04K-JFR6D3 is usually 5 days.
3.What payment methods are accepted for ST25DV04K-JFR6D3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ST25DV04K-JFR6D3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ST25DV04K-JFR6D3?
ST25DV04K-JFR6D3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ST25DV04K-JFR6D3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ST25DV04K-JFR6D3?
For technical support, including ST25DV04K-JFR6D3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ST25DV04K-JFR6D3 requirements.
6.How does Aetrix verify that ST25DV04K-JFR6D3 is sourced from the original manufacturer or authorized distributors?
All ST25DV04K-JFR6D3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ST25DV04K-JFR6D3 meets industry standards.
7.What is the process for return or replacement of ST25DV04K-JFR6D3?
All ST25DV04K-JFR6D3 units undergo pre-shipment inspection (PSI). If there is an issue with ST25DV04K-JFR6D3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ST25DV04K-JFR6D3 part is unused and in its original packaging.
Return procedure for ST25DV04K-JFR6D3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ST25DV04K-JFR6D3 Tags

-
SL2S2602FTBX
NXP Semiconductors

-
ST25DV04K-IER6S3
STMicroelectronics

-
ST25DV04K-IER6C3
STMicroelectronics

-
LXMSJZNCMD-217
Murata Electronics

-
NT3H2111W0FTTJ
NXP Semiconductors

-
NT3H2111W0FHKH
NXP Semiconductors

-
M24LR04E-RMC6T/2
STMicroelectronics

-
ST25DV04KC-JF6D3
STMicroelectronics

-
ST25DV64KC-IE6S3
STMicroelectronics
-
ST25DV64K-IER6T3
STMicroelectronics

-
NT3H2211W0FTTJ
NXP Semiconductors

-
NT3H2211W0FHKH
NXP Semiconductors
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

