Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > RF and Wireless > RFID, RF Access, Monitoring ICs

STMicroelectronics ST25DV16K-IER6T3

Name: ST25DV16K-IER6T3
Brand: STMicroelectronics
SKU: ST25DV16K-IER6T3
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ST25DV16K-IER6T3

Manufacturer:: STMicroelectronics

Category:: RFID, RF Access, Monitoring ICs

Package:: 8-TSSOP (0.173", 4.40mm Width)

Datasheet:: ST25DV16K-IER6T3.pdf

Description:: IC RFID TRANSP 13.56MHZ 8TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:10,683

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ST25DV16K-IER6T3 from STMicroelectronics is a dynamic NFC/RFID tag IC with 16 Kbit EEPROM, dual I²C and ISO/IEC 15693 contactless interfaces, 1.8–5.5 V supply, 256-byte fast-transfer buffer, and configurable GPO interrupt output. It operates as a secure, field-powered memory node in smart labels, asset trackers, and industrial IoT sensors where wired configuration and wireless read/write coexist.

For engineers reviewing the ST25DV16K-IER6T3 datasheet, ST25DV16K-IER6T3 pinout, ST25DV16K-IER6T3 application, or ST25DV16K-IER6T3 equivalent, key selection criteria include RF/I²C dual-interface timing coordination, 4-byte block vs. byte addressing alignment, GPO event configurability (field change, write completion, mailbox ready), and password-protected memory area partitioning for multi-tier access control.

Technical Context

The device implements a dual-domain architecture: an I²C slave interface (up to 1 MHz) accesses EEPROM as byte-addressable memory, while the ISO/IEC 15693 RF interface accesses the same memory as 4-byte blocks - enabling synchronized but independent wired and contactless data management. The 256-byte volatile mailbox buffer enables atomic cross-interface transfers without host intervention.

RF operation relies on internal 28.5 pF tuning capacitance and supports all ISO/IEC 15693 modulation modes (1.66/26.48 kbit/s base, up to 53 kbit/s fast read); I²C writes complete in 5 ms/byte, RF writes in 5 ms/block. Memory protection uses three 64-bit RF passwords (per user area) and one 64-bit I²C password, with system configuration secured separately.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory capacity	16 Kbit EEPROM = 2048 bytes (I²C) / 512 blocks × 4 bytes (RF)
I²C interface speed	Up to 1 MHz - enables high-throughput configuration and firmware update via microcontroller bus
RF interface standard	ISO/IEC 15693 & NFC Forum Type 5 certified - ensures interoperability with commercial NFC readers
Fast transfer buffer	256-byte volatile mailbox - eliminates race conditions during simultaneous I²C write + RF read operations
Supply voltage range	1.8 V to 5.5 V - supports direct connection to MCU I/O rails or low-voltage battery systems
Data retention	40 years at 25 °C - guarantees long-term logging integrity in maintenance-free deployments
Write endurance	1 million cycles at 25 °C; 400 k at 125 °C - validated for high-cycle industrial calibration storage

Pinout & Package

ST25DV16K-IER6T3 is packaged in UFDFPN8 (8-pin, 2 × 2 mm, 0.5 mm pitch), RoHS-compliant ECOPACK2, with open-drain GPO output and no LPD/VDCG pins - distinguishing it from 10-ball WLCSP and 12-pin UDFPN variants.

Pin/Terminal	Circuit Role	Design Meaning
V_CC	DC power supply input	Accepts 1.8–5.5 V; powers internal regulator and I²C logic - decoupling capacitor (10–100 nF) required near pin
V_SS	Ground reference	Common return for V_CC, SDA, SCL, and analog outputs - must be low-impedance path to minimize noise coupling
SDA	I²C bidirectional data line	Open-drain I/O requiring external pull-up (≥4.7 kΩ to V_CC) - supports multi-master arbitration and clock stretching
SCL	I²C clock input	Input-only; rising edge triggers data sampling - must be pulled up externally; tolerates 1 MHz max frequency
GPO	Configurable interrupt output	Open-drain output signaling RF field presence, memory write completion, or mailbox availability - requires external pull-up
AC0 / AC1	RF antenna connection	Differential inputs for external LC tank - no DC bias or ESD protection allowed; tuned with internal 28.5 pF capacitance
V_EH	Energy harvesting analog output	Unregulated analog voltage derived from RF field - supplies low-power peripherals only when field strength exceeds threshold

Key Features

Feature	Design Value
Dual-interface memory mapping	I²C byte-addressable (0x0000–0x07FF) ↔ RF block-addressable (0x0000–0x01FF × 4 bytes) - enables deterministic address translation across domains
Four-user-area memory partitioning	ENDA registers define up to four contiguous, independently password-protected zones - supports tiered access (e.g., public config + private calibration + encrypted logs)
Configurable GPO events	Field change, RF activity, write completion, or mailbox message - reduces polling overhead and enables event-driven host wake-up
Fast transfer mode	256-byte volatile buffer allows atomic I²C-to-RF or RF-to-I²C data exchange - eliminates need for host-side buffering or synchronization logic
NFC Forum Type 5 certification	Validated interoperability with Android/iOS NFC stacks and commercial readers - removes RF stack development burden for end equipment

Applications

Smart Industrial Labels

Medical Device Calibration Logs

Use Scenario: Reusable asset tags on factory tools, tracking usage count, calibration due dates, and maintenance history via NFC scan.

IC Role / Device Role / Timing Role: Dual-interface EEPROM storing time-stamped logs; I²C updated by PLC during tool docking, RF read by handheld scanner during audit.

Use Value: Eliminates manual log entry; 40-year data retention ensures traceability across equipment lifetime without battery replacement.

Use Scenario: Implantable sensor calibration data stored during manufacturing and verified pre-use via NFC reader.

IC Role / Device Role / Timing Role: Secure memory node holding factory-set coefficients and validation timestamps; RF interface enables sterile-field verification without physical connector exposure.

Use Value: Password-protected areas prevent unauthorized overwrite; ISO/IEC 15693 compliance ensures compatibility with medical-grade NFC infrastructure.

Automotive Aftermarket Sensors

Consumer Electronics Firmware Vault

Use Scenario: Tire pressure sensor module storing unique ID, production batch, and last-pressure-read timestamp.

IC Role / Device Role / Timing Role: Field-powered RF memory with I²C backup for diagnostics; GPO signals RF field detection to wake MCU only when reader is present.

Use Value: Reduces standby current via event-triggered wake-up; energy harvesting output powers local temperature sensor during NFC interrogation.

Use Scenario: Smart speaker storing encrypted firmware signature and OTA update metadata accessible only after secure NFC handshake.

IC Role / Device Role / Timing Role: Tamper-resistant vault holding cryptographic keys and version counters; I²C writes during factory programming, RF reads during secure OTA verification.

Use Value: Three independent 64-bit RF passwords enable role-based access (OEM, service, end-user); UID and DSFID registers support anti-counterfeiting.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dynamic NFC tag applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ST25DV04K-IER6T3	4 Kbit EEPROM (512 bytes), same pinout and interface protocol	Limited to simpler configurations (e.g., single-parameter tags, short logs)	Select when memory budget is constrained and 2048-byte capacity is unnecessary - reduces cost and footprint without sacrificing security or RF features
ST25DV64K-IER6T3	64 Kbit EEPROM (8192 bytes), identical package and dual-interface architecture	Supports extended firmware images, multi-sensor datasets, or full diagnostic histories	Choose when future-proofing for larger data payloads or hierarchical memory zoning beyond four areas is required

Compared with ST25DV04K-IER6T3 and ST25DV64K-IER6T3, the ST25DV16K-IER6T3 delivers optimal balance: sufficient capacity for multi-field industrial logs or dual-key cryptographic vaults, while maintaining compact UFDFPN8 footprint and identical power/performance characteristics across the ST25DVxxx family.

Availability

ST25DV16K-IER6T3 is available at Aetrix Electronics and suitable for smart label deployment, medical calibration tracking, automotive sensor tagging, and consumer firmware vaulting requiring stable component supply, full lifecycle support, and RoHS-compliant packaging.

Supply support for ST25DV16K-IER6T3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and connectivity solutions for industrial, automotive, and consumer markets.

The ST25DVxxx series targets secure, battery-free identification and data logging - combining NFC Forum-certified contactless access with robust I²C programmability to bridge legacy wired systems and modern wireless infrastructure.

FAQ

What is the function of the V_EH pin?

The V_EH pin provides unregulated analog voltage harvested from the RF field when sufficient electromagnetic energy is present. It operates only in RF mode, enters high-impedance state when inactive or under weak field, and can power ultra-low-power external components like temperature sensors or comparators - no regulation or current limiting is provided internally.

How does memory protection differ between I²C and RF interfaces?

I²C access uses a single 64-bit password to protect all user memory writes; RF access supports three independent 64-bit passwords, each assigned to one of four configurable memory areas - enabling granular permissions (e.g., public read-only zone, service-write-only zone, OEM-locked zone). System configuration is secured by a fourth dedicated 64-bit password.

Can the GPO pin be used to wake a host microcontroller?

Yes - the GPO pin can be configured to assert on RF field detection, memory write completion, or mailbox readiness. When wired to a microcontroller's external interrupt input (with appropriate pull-up), it enables zero-polling, event-driven wake-up from sleep mode - reducing average system power consumption in battery-operated NFC readers or gateways.

Is the 256-byte fast transfer buffer retained during power loss?

No - the 256-byte buffer is volatile RAM and loses content when V_CC is removed or the RF field collapses. It serves exclusively as a temporary mailbox for atomic cross-interface transfers; persistent storage always resides in the EEPROM array, which retains data for 40 years without power.

ST25DV16K-IER6T3 Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: ST25D

Package/Case:: 8-TSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Type:: RFID Transponder

Frequency:: 13.56MHz

Standards:: ISO 15693

Interface:: I2C

Voltage - Supply:: 1.8V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-TSSOP

ST25DV16K-IER6T3 FAQ

1.How can I place an order for ST25DV16K-IER6T3 through Aetrix?

Please submit a Request for Quotation (RFQ) for ST25DV16K-IER6T3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ST25DV16K-IER6T3 reliable?

The price and inventory of ST25DV16K-IER6T3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ST25DV16K-IER6T3 is usually 5 days.

3.What payment methods are accepted for ST25DV16K-IER6T3?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ST25DV16K-IER6T3 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ST25DV16K-IER6T3?

ST25DV16K-IER6T3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ST25DV16K-IER6T3 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ST25DV16K-IER6T3?

For technical support, including ST25DV16K-IER6T3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ST25DV16K-IER6T3 requirements.

6.How does Aetrix verify that ST25DV16K-IER6T3 is sourced from the original manufacturer or authorized distributors?

All ST25DV16K-IER6T3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ST25DV16K-IER6T3 meets industry standards.

7.What is the process for return or replacement of ST25DV16K-IER6T3?

All ST25DV16K-IER6T3 units undergo pre-shipment inspection (PSI). If there is an issue with ST25DV16K-IER6T3, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ST25DV16K-IER6T3 part is unused and in its original packaging.

Return procedure for ST25DV16K-IER6T3:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…