STMicroelectronics ST25DV16K-IER8T3
- Part No.:
- ST25DV16K-IER8T3
- Manufacturer:
- STMicroelectronics
- Category:
- RFID, RF Access, Monitoring ICs
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
ST25DV16K-IER8T3.pdf
- Description:
- IC RFID TRANSP 13.56MHZ 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,647
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ST25DV16K-IER8T3 from STMicroelectronics is a dynamic NFC/RFID tag IC with dual I²C and ISO/IEC 15693 contactless interfaces, 16 Kbit EEPROM (2048 bytes via I²C / 512 blocks × 4 bytes via RF), 256-byte fast-transfer buffer, 1.8–5.5 V supply, and GPO interrupt output. It enables secure, bidirectional data exchange between wired microcontrollers and NFC readers in smart labels and industrial asset tags.
For engineers reviewing the ST25DV16K-IER8T3 datasheet, ST25DV16K-IER8T3 pinout, ST25DV16K-IER8T3 application, or ST25DV16K-IER8T3 equivalent, key selection criteria include RF/I²C coexistence timing, 64-bit password-protected memory segmentation, energy harvesting analog output (VEH), and GPO event configuration for field change, write completion, or mailbox activity detection.
Technical Context
The device implements a dual-interface architecture where I²C operates as a standard slave (1 MHz max) while RF complies fully with ISO/IEC 15693 and NFC Forum Type 5, supporting all sub-carrier modes, data rates, and modulations. Its internal 28.5 pF tuning capacitance eliminates external matching components for antenna design.
Fast Transfer Mode uses a dedicated 256-byte volatile buffer to synchronize data between RF and I²C domains without host intervention; GPO supports configurable open-drain output (per ST25DVxx-IE variant) for real-time RF event signaling including field presence, memory write end, and Fast Transfer completion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory capacity | 16 Kbit EEPROM = 2048 bytes (I²C byte-addressable) or 512 blocks × 4 bytes (RF block-addressable) |
| I²C interface speed | Up to 1 MHz - enables high-speed configuration and bulk data loading without CPU polling overhead |
| RF interface standard | ISO/IEC 15693 & NFC Forum Type 5 certified - ensures interoperability with commercial NFC readers and smartphones |
| Write endurance | 1 million cycles at 25 °C - supports frequent firmware or calibration updates in field-deployed devices |
| Data retention | 40 years - guarantees long-term storage integrity for asset identification and audit logs |
| Supply voltage range | 1.8 V to 5.5 V - compatible with both low-voltage MCUs and legacy 3.3/5 V systems |
| Energy harvesting output | VEH analog pin - delivers unregulated RF-derived voltage to power external sensors or logic when field strength permits |
Pinout & Package
ST25DV16K-IER8T3 is packaged in an 8-pin TSSOP (JEDEC MO-153) with ECOPACK2 RoHS compliance. Pin functions are validated per DS10925 Rev 11 Figure 2 and Table 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AC0 / AC1 | RF antenna interface | Differential inputs for external coil; no DC path allowed - defines resonant frequency with internal 28.5 pF capacitance |
| VCC | DC power supply input | 1.8–5.5 V wired supply; powers I²C interface and internal regulator - isolates RF rectified supply from VCC pin |
| VSS | Ground reference | Common return for VCC, VDCG, and VEH - must be low-impedance for stable RF demodulation |
| SDA | I²C bidirectional data | Open-drain I/O requiring external pull-up; supports multi-master arbitration and clock stretching |
| SCL | I²C clock input | Input-only clock line; master-driven timing reference for byte-aligned read/write transfers |
| GPO | Configurable interrupt output | Open-drain output (ST25DVxx-IE) - signals RF field change, memory write completion, or Fast Transfer status via programmable register |
| VEH | Energy harvesting analog output | Unregulated analog voltage sourced from RF field - usable only when field strength exceeds threshold; high-Z when inactive |
Key Features
| Feature | Design Value |
|---|---|
| Two independent memory access paths | I²C accesses 2048 bytes as linear address space; RF accesses same memory as 512×4-byte blocks - enables simultaneous host control and reader interaction |
| Four-zone password protection | User memory split into up to four areas, each protected by unique 64-bit RF/I²C passwords - enforces granular access control for firmware, config, and user data |
| 256-byte Fast Transfer buffer | Volatile mailbox synchronizing RF and I²C domains - eliminates polling and enables deterministic handoff of sensor logs or configuration updates |
| GPO event configurability | Single pin reports RF field presence, write completion, or Fast Transfer status - reduces GPIO count and enables wake-on-event in ultra-low-power systems |
| Integrated RF tuning capacitance | 28.5 pF internal capacitor - removes need for external matching network, simplifying PCB layout and reducing BOM cost |
Applications
| Smart Industrial Labels | NFC-Enabled Sensor Nodes |
|---|---|
Use Scenario: Asset tagging on factory floor equipment with NFC-enabled maintenance tablets scanning tag ID and revision history. IC Role / Device Role / Timing Role: Dual-interface EEPROM storing calibrated sensor offsets, firmware version, and service log - updated via I²C during production and read via RF during field maintenance. Use Value: Eliminates manual data entry errors; enables offline logging with synchronized timestamping via host MCU clock and RF-triggered GPO pulse. | Use Scenario: Battery-free environmental sensor node powered by NFC reader field, transmitting temperature/humidity readings via RF to smartphone. IC Role / Device Role / Timing Role: Energy harvesting source (VEH) powers external ADC; Fast Transfer buffer holds latest measurement; GPO pulses on RF field detection to trigger acquisition. Use Value: Zero-battery operation with guaranteed 40-year data retention for calibration constants stored in password-protected Area 1. |
| Secure Product Authentication | IoT Device Configuration Hub |
Use Scenario: High-value medical consumables with tamper-proof serial number and usage counter verified by handheld NFC scanner at point-of-use. IC Role / Device Role / Timing Role: System configuration area stores UID and AFI/DSFID; user memory Areas 2–4 hold encrypted counters and digital signatures - accessed only after 64-bit RF password validation. Use Value: Prevents counterfeit reuse via write-endurance-limited counters (600k cycles at 85 °C) and hardware-enforced password isolation between zones. | Use Scenario: Field-deployed gateway device configured remotely via NFC tap to load new network credentials or firmware update parameters. IC Role / Device Role / Timing Role: I²C interface receives credentials from host MCU; Fast Transfer buffer copies them to RF-accessible blocks; GPO asserts on completion to signal readiness. Use Value: Enables zero-touch provisioning without physical connectors - critical for sealed enclosures where USB/JTAG access is prohibited. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-interface NFC tag applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ST25DV04K-IER8T3 | 4 Kbit EEPROM (512 bytes / 128 blocks); identical pinout, package, and feature set | Lower memory density suits simple ID + counter use cases; reduced Fast Transfer buffer utilization efficiency | Select when memory requirements are ≤512 bytes and cost sensitivity outweighs future scalability needs |
| NT3H2211W0FHKH | NXP part with 2 Kbyte EEPROM, NFC Forum Type 4B compliance (not Type 5), no energy harvesting output, no GPO pin | Lacks RF/I²C synchronization buffer and analog power output - unsuitable for battery-free sensor integration or event-driven host wake-up | Choose only for basic NFC tag applications requiring Type 4B interoperability and no wired interface coordination |
Compared with ST25DV04K-IER8T3, this part doubles memory and retains full Fast Transfer/GPO/EH functionality; versus NT3H2211, it adds ISO/IEC 15693 compatibility, hardware mailbox, and energy harvesting - enabling true hybrid wired/wireless system architectures.
Availability
ST25DV16K-IER8T3 is available at Aetrix Electronics and suitable for smart industrial labels, NFC-enabled sensor nodes, secure product authentication, and IoT device configuration hubs requiring stable component supply across automotive-grade temperature ranges (–40 to 105 °C).
Supply support for ST25DV16K-IER8T3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, sensors, and connectivity solutions for industrial, automotive, and consumer markets.
The ST25DV family targets hybrid wired/wireless systems requiring secure, low-power, dual-interface memory - designed specifically for NFC-integrated edge devices where I²C hosts must coordinate with contactless readers without software overhead.
FAQ
What is the function of the VEH pin and under what conditions does it deliver voltage?
The VEH pin provides unregulated analog voltage derived from the RF carrier field when energy harvesting mode is enabled and field strength exceeds the activation threshold. It enters high-impedance (high-Z) state when RF field is absent or insufficient, and delivers no regulated output - external circuitry must tolerate variable voltage and current. This pin is not present in SO8N packages but is confirmed functional in TSSOP8 and UFDFPN8 variants per DS10925 Rev 11 Section 2.5.
How does the Fast Transfer Mode buffer operate between I²C and RF interfaces?
The 256-byte volatile buffer acts as a mailbox: data written via I²C to the buffer's dedicated address range becomes immediately readable via RF extended commands, and vice versa. No host CPU intervention is required - the hardware automatically manages coherency. Buffer contents are lost on power loss, and RF reads/writes to the buffer do not affect main EEPROM until explicitly copied using Fast Transfer commands per Section 4.1 of DS10925.
Can the GPO pin be used to wake up a microcontroller from deep sleep?
Yes - the GPO pin can be configured to assert on RF field detection, memory write completion, or Fast Transfer end. In ST25DV16K-IER8T3 (IE variant), GPO is open-drain and requires an external pull-up resistor (>4.7 kΩ). When tied to a microcontroller's external interrupt pin, a falling edge triggers wake-up. Boot time from LPD-controlled low-power mode is ~100 µs, confirmed in Section 2.2.2 of DS10925 Rev 11.
What memory protection mechanisms are implemented for user data?
User memory is divided into up to four configurable areas, each independently protected by 64-bit passwords for RF read/write and I²C write. Three distinct 64-bit RF passwords and one 64-bit I²C password are stored in system configuration registers. Password verification is performed in hardware before granting access - no software decryption or key management is required. Area boundaries are defined by ENDA registers and enforced at command execution time per Section 4.2.1 of DS10925.
ST25DV16K-IER8T3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- ST25D
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- RFID Transponder
- Frequency:
- 13.56MHz
- Standards:
- ISO 15693, NFC
- Interface:
- I2C
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
ST25DV16K-IER8T3 FAQ
1.How can I place an order for ST25DV16K-IER8T3 through Aetrix?
Please submit a Request for Quotation (RFQ) for ST25DV16K-IER8T3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ST25DV16K-IER8T3 reliable?
The price and inventory of ST25DV16K-IER8T3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ST25DV16K-IER8T3 is usually 5 days.
3.What payment methods are accepted for ST25DV16K-IER8T3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ST25DV16K-IER8T3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ST25DV16K-IER8T3?
ST25DV16K-IER8T3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ST25DV16K-IER8T3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ST25DV16K-IER8T3?
For technical support, including ST25DV16K-IER8T3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ST25DV16K-IER8T3 requirements.
6.How does Aetrix verify that ST25DV16K-IER8T3 is sourced from the original manufacturer or authorized distributors?
All ST25DV16K-IER8T3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ST25DV16K-IER8T3 meets industry standards.
7.What is the process for return or replacement of ST25DV16K-IER8T3?
All ST25DV16K-IER8T3 units undergo pre-shipment inspection (PSI). If there is an issue with ST25DV16K-IER8T3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ST25DV16K-IER8T3 part is unused and in its original packaging.
Return procedure for ST25DV16K-IER8T3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ST25DV16K-IER8T3 Tags

-
SL2S2602FTBX
NXP Semiconductors

-
ST25DV04K-IER6S3
STMicroelectronics

-
ST25DV04K-IER6C3
STMicroelectronics

-
LXMSJZNCMD-217
Murata Electronics

-
NT3H2111W0FTTJ
NXP Semiconductors

-
NT3H2111W0FHKH
NXP Semiconductors

-
M24LR04E-RMC6T/2
STMicroelectronics

-
ST25DV04KC-JF6D3
STMicroelectronics

-
ST25DV64KC-IE6S3
STMicroelectronics
-
ST25DV64K-IER6T3
STMicroelectronics

-
NT3H2211W0FTTJ
NXP Semiconductors

-
NT3H2211W0FHKH
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
