Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > RF and Wireless > RFID, RF Access, Monitoring ICs

STMicroelectronics ST25DV64K-JFR6D3

Name: ST25DV64K-JFR6D3
Brand: STMicroelectronics
SKU: ST25DV64K-JFR6D3
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ST25DV64K-JFR6D3

Manufacturer:: STMicroelectronics

Category:: RFID, RF Access, Monitoring ICs

Package:: 12-UFDFN Exposed Pad

Datasheet:: ST25DV64K-JFR6D3.pdf

Description:: IC RFID TRANSP 13.56MHZ 12UFDFPN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:15,522

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ST25DV64K-JFR6D3 from STMicroelectronics is a dynamic NFC/RFID tag IC with dual-interface architecture (I²C + ISO/IEC 15693 RF), delivering 64 Kbit EEPROM, configurable password-protected memory areas, and fast transfer mode via a 256-byte volatile mailbox buffer. It operates from 1.8–5.5 V, supports 1 MHz I²C, and enables energy harvesting (V_E_H analog output) and programmable GPO interrupts for field change, write completion, or mailbox events - deployed in smart industrial labels and secure asset tracking systems.

For engineers reviewing the ST25DV64K-JFR6D3 datasheet, ST25DV64K-JFR6D3 pinout, ST25DV64K-JFR6D3 application, or ST25DV64K-JFR6D3 equivalent, key selection considerations include RF/I²C dual-access memory mapping (4-byte blocks vs. byte addressing), 64-bit password protection per user area, fast transfer latency (<100 µs boot after LPD assertion), and package-specific low-power down (LPD) support in WLCSP10 and UFDFPN12 variants.

Technical Context

The device implements a dual-world memory controller: I²C interface accesses 8192 bytes linearly (0x0000–0x1FFF), while RF interface accesses 2048 blocks of 4 bytes each (0x0000–0x07FF), with identical logical partitioning across both domains. Memory is split into four user-configurable areas, each independently protected by up to three 64-bit RF passwords and one 64-bit I²C password.

Its RF subsystem complies fully with ISO/IEC 15693 and NFC Forum Type 5 specifications, supporting all modulation modes (100% ASK, 10% ASK), sub-carrier frequencies (e.g., 423 kHz, 4.23 MHz), and data rates (up to 53 Kbit/s in Fast Read mode). The integrated 28.5 pF tuning capacitance eliminates external matching components for standard antenna designs.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory capacity	64 Kbit EEPROM = 8192 bytes (I²C) / 2048 × 4-byte blocks (RF); enables firmware metadata storage or multi-sensor calibration tables.
I²C interface speed	Up to 1 MHz; allows high-throughput configuration and bulk data loading without MCU bus contention.
RF data rate (Fast Read)	53 Kbit/s; reduces NFC reader dwell time in logistics scanning applications by >40% vs. standard 26.48 Kbit/s mode.
Write endurance	1 million cycles at 25 °C; ensures reliable reprogramming over 10+ years in maintenance log tagging.
Data retention	40 years at 25 °C; guarantees long-term integrity of calibration coefficients or device identity in unpowered storage.
Supply voltage range	1.8–5.5 V DC; interoperates with legacy 3.3 V microcontrollers and modern ultra-low-voltage sensors.
Operating temperature	–40 to 105 °C (UDFPN8/12); supports deployment in automotive under-hood or industrial motor control enclosures.

Pinout & Package

ST25DV64K-JFR6D3 is packaged in UFDFPN12 (12-pin, 2.0 × 2.0 mm, 0.4 mm pitch), RoHS-compliant ECOPACK2, with exposed pad (EP) for thermal dissipation and mechanical stability. Pin functions are validated per DS10925 Rev 11 Figure 3.

Pin/Terminal	Circuit Role	Design Meaning
V_CC	DC supply input	Accepts 1.8–5.5 V; powers internal regulator and I²C logic; decoupling capacitor (10–100 nF) required near pin.
V_SS	Ground reference	Common return for V_CC, V_DCG, and V_E_H; must be low-impedance connection to PCB ground plane.
SCL	I²C clock input	Open-drain compatible; requires external pull-up resistor (value calculated per Section 9.2 of DS10925).
SDA	I²C bidirectional data	Open-drain I/O; shares bus with other I²C slaves; pull-up resistor mandatory on SDA line.
GPO	Configurable interrupt output	CMOS output (requires V_DCG supply); signals RF field detection, write completion, or mailbox activity.
V_DCG	GPO driver supply	Separate 1.8–5.5 V supply for GPO block only; floating disables GPO functionality entirely.
LPD	Low-power down control	Active-high input; reduces standby current to <1 µA when asserted; available only in UFDFPN12/WLCSP10 packages.
V_E_H	Energy harvesting output	Analog voltage source (unregulated); delivers harvested RF power to external circuitry (e.g., sensor bias or wake-up trigger).
AC0 / AC1	RF antenna interface	Differential inputs for external LC tank; no DC path allowed; internal 28.5 pF tuning capacitance simplifies matching.

Key Features

Feature	Design Value
Fast Transfer Mode (Mailbox)	256-byte volatile buffer enables zero-latency handoff between I²C host and NFC reader - critical for real-time sensor data synchronization.
Four-zone memory protection	User memory partitioned into 4 contiguous, independently password-protected zones (64-bit RF/I²C passwords), enabling tiered access control for firmware, calibration, logs, and user data.
NFC Forum Type 5 certification	Fully compliant with NFC Forum Tag Type 5 specification; guarantees interoperability with Android, iOS, and enterprise NFC readers without vendor-specific drivers.
Energy harvesting (V_E_H)	Analog output delivers harvested RF power to external circuits (e.g., low-power sensor bias or wake-up comparator), eliminating need for separate battery or LDO.
Configurable GPO interrupt	Single pin signals multiple RF events (field-on, write-complete, mailbox-ready) - reduces MCU GPIO count and simplifies event-driven firmware design.

Applications

Industrial Asset Tagging

Smart Medical Device Labeling

Use Scenario: Reusable metal-mounted tags on CNC tools track usage hours, calibration status, and maintenance history via NFC-enabled tablets.

IC Role / Device Role / Timing Role: Dual-interface EEPROM stores timestamped logs via I²C during operation and enables instant readout via NFC during maintenance checks.

Use Value: Eliminates manual log entry errors; 40-year data retention ensures traceability across equipment lifetime; password zones isolate sensitive calibration data from operator-accessible fields.

Use Scenario: Sterilizable labels on infusion pumps store device ID, firmware version, and last sterilization cycle timestamp, updated via I²C during manufacturing and verified via NFC pre-use.

IC Role / Device Role / Timing Role: Acts as tamper-evident, non-volatile identity anchor; RF interface enables rapid verification without opening sealed housing.

Use Value: Meets IEC 62304 software lifecycle requirements; 105 °C rating survives autoclave cycles; UID and AFI/DSFID registers ensure unique, standards-compliant identification.

Automotive Aftermarket Sensors

Secure Firmware Update Carrier

Use Scenario: Tire pressure sensor modules embed ST25DV64K-JFR6D3 to store factory calibration offsets and vehicle-specific configuration, updated wirelessly during service.

IC Role / Device Role / Timing Role: Provides RF-accessible configuration storage with write-protection; I²C updates occur during assembly; RF reads enable dealer-level diagnostics.

Use Value: Enables OEM-specific tuning without custom hardware; 1M write cycles support repeated recalibration; -40 to 105 °C operation matches under-hood thermal profile.

Use Scenario: Secure bootloader update tokens delivered on PCB-mounted NFC tags; firmware images signed and encrypted before writing via I²C, then verified and loaded via RF handshake.

IC Role / Device Role / Timing Role: Trusted execution anchor storing cryptographic keys and image hashes; Fast Transfer Mode accelerates signature verification by buffering hash chunks.

Use Value: Prevents unauthorized firmware injection; password-protected system configuration area locks bootloader settings; UID ensures token binding to specific device serial.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dynamic NFC tag applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ST25DV16K-JFR6D3	16 Kbit EEPROM (2048 bytes / 512 blocks); identical pinout, protocol stack, and feature set except memory size.	Suitable for simpler configurations where full 64 Kbit is unnecessary - e.g., single-parameter calibration storage without firmware metadata.	Select when BOM cost sensitivity outweighs future scalability needs; same footprint and firmware compatibility reduce redesign effort.
NXH3670UK/NXH3670UK/1	NXP NTAG I2C plus; 2 Kbyte EEPROM, integrated 13.56 MHz antenna, no LPD/V_E_H pins; lacks fast transfer buffer and energy harvesting.	Targeted at consumer NFC stickers with basic I²C extension; not rated for industrial temp or high-endurance logging.	Choose only for cost-constrained, non-industrial use cases requiring minimal board space and no RF power harvesting.

Compared with ST25DV16K-JFR6D3, the ST25DV64K-JFR6D3 provides 4× more memory for complex firmware metadata and multi-sensor calibration sets; versus NXH3670UK, it offers industrial-grade endurance, temperature range, and energy harvesting - making it the sole choice for mission-critical embedded tagging.

Availability

ST25DV64K-JFR6D3 is available at Aetrix Electronics and suitable for industrial asset tagging, smart medical device labeling, automotive aftermarket sensors, and secure firmware update carriers requiring stable component supply, long-lifecycle support, and certified NFC interoperability.

Supply support for ST25DV64K-JFR6D3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and connectivity solutions for industrial, automotive, and consumer markets.

The ST25DVxxx series targets secure, dual-interface data exchange in environments where contactless access must coexist with wired configuration - optimized for industrial IoT edge nodes, medical traceability, and automotive service infrastructure.

FAQ

What is the function of the LPD pin, and which packages support it?

The LPD (Low Power Down) pin is an active-high input that disables the internal 1.8 V regulator to reduce standby current below 1 µA. It is supported only in the WLCSP10 and UFDFPN12 packages - not in SO8N or TSSOP8 variants. When LPD is high, boot time increases by ~100 µs due to regulator turn-on delay, but total system power consumption drops significantly during idle periods.

How does memory addressing differ between I²C and RF interfaces?

I²C accesses memory as 8192 linear bytes (0x0000–0x1FFF), while RF accesses it as 2048 blocks of 4 bytes each (0x0000–0x07FF). Block 0x0000 maps to I²C bytes 0x0000–0x0003; block 0x0001 maps to 0x0004–0x0007, and so on. This alignment ensures consistent logical partitioning across both interfaces, enabling seamless cross-domain data synchronization via the 256-byte mailbox buffer.

Can the V_E_H pin power external circuitry reliably?

V_E_H delivers unregulated analog voltage harvested from the RF field - its output depends on antenna coupling efficiency, reader field strength, and distance. Under optimal conditions (e.g., 5 cm from ISO14443-A reader), it can supply ~1.2 V at ~1 mA, sufficient to bias low-power comparators or wake-up timers. However, it is not a regulated power rail and must be conditioned (e.g., with a low-dropout shunt regulator) before powering active circuitry.

What security mechanisms protect user memory against unauthorized access?

User memory is divided into four configurable zones, each protected by up to three independent 64-bit RF passwords and one 64-bit I²C password. System configuration registers (including password storage) are further secured by a dedicated 64-bit configuration password. All passwords are stored in EEPROM and enforced at the hardware level - no software-based bypass is possible, and failed attempts do not trigger lockouts, preserving usability in field-deployed assets.

ST25DV64K-JFR6D3 Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: ST25D

Package/Case:: 12-UFDFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Type:: RFID Transponder

Frequency:: 13.56MHz

Standards:: ISO 15693

Interface:: I2C

Voltage - Supply:: 1.8V ~ 5.5V

Operating Temperature:: -40°C ~ 105°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 12-UFDFPN (3x3)

ST25DV64K-JFR6D3 FAQ

1.How can I place an order for ST25DV64K-JFR6D3 through Aetrix?

Please submit a Request for Quotation (RFQ) for ST25DV64K-JFR6D3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ST25DV64K-JFR6D3 reliable?

The price and inventory of ST25DV64K-JFR6D3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ST25DV64K-JFR6D3 is usually 5 days.

3.What payment methods are accepted for ST25DV64K-JFR6D3?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ST25DV64K-JFR6D3 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ST25DV64K-JFR6D3?

ST25DV64K-JFR6D3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ST25DV64K-JFR6D3 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ST25DV64K-JFR6D3?

For technical support, including ST25DV64K-JFR6D3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ST25DV64K-JFR6D3 requirements.

6.How does Aetrix verify that ST25DV64K-JFR6D3 is sourced from the original manufacturer or authorized distributors?

All ST25DV64K-JFR6D3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ST25DV64K-JFR6D3 meets industry standards.

7.What is the process for return or replacement of ST25DV64K-JFR6D3?

All ST25DV64K-JFR6D3 units undergo pre-shipment inspection (PSI). If there is an issue with ST25DV64K-JFR6D3, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ST25DV64K-JFR6D3 part is unused and in its original packaging.

Return procedure for ST25DV64K-JFR6D3:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…