STMicroelectronics STD70N03L-1
- Part No.:
- STD70N03L-1
- Manufacturer:
- STMicroelectronics
- Category:
- FETs, MOSFETs
- Package:
- TO-251-3 Short Leads, IPAK, TO-251AA
- Datasheet:
-
STD70N03L-1.pdf
- Description:
- MOSFET N-CH 30V 70A IPAK
- Quantity:
- Payment:

- Shipping:

Inventory:6,484
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STD70N03L-1 from STMicroelectronics is an N-channel 30V Power MOSFET in IPAK (TO-251) package, rated for 70A continuous drain current at 25°C and featuring RDS(on) = 0.0059 Ω at VGS = 10 V and Tj = 25°C. It delivers low conduction and switching losses, optimized for high-efficiency DC-DC converters and synchronous buck low-side switching.
For engineers reviewing the STD70N03L-1 datasheet, STD70N03L-1 pinout, STD70N03L-1 application, or STD70N03L-1 equivalent, this device is selected for its verified RDS(on)/Qg benchmark ratio, third-quadrant gate charge (Qgls = 15 nC), and robust avalanche energy rating (EAS = 300 mJ), critical for synchronous rectification and unclamped inductive load handling.
Technical Context
This MOSFET employs ST's STripFET™ III process to achieve ultra-low RDS(on) and optimized gate charge distribution. Its threshold voltage (VGS(th) = 1 V typ.) enables direct 5 V logic-level drive, and its Ciss/Coss ratio supports fast, controlled switching with minimized Miller-induced shoot-through risk.
The device exhibits a thermal resistance junction-to-case of 2.14 °C/W and supports pulsed drain currents up to 280 A. Its source-drain diode has trr = 32 ns and Qrr = 51 nC at Tj = 150°C, enabling efficient body-diode commutation in synchronous topologies.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | 30 V - Maximum blocking voltage for 24 V input rail applications with margin. |
| RDS(on) | 0.0059 Ω @ VGS = 10 V, Tj = 25°C - Enables <1.5 W conduction loss at 70 A DC. |
| ID (cont) | 70 A @ TC = 25°C - Supports high-current power stages without parallel devices. |
| Qg | 15.7 nC @ VDD = 15 V, ID = 70 A - Determines gate driver current requirement (~1.6 A peak for 10 ns rise). |
| EAS | 300 mJ - Withstands single unclamped inductive switching events in motor drives or SMPS. |
| tr/tf | 95 ns / 15 ns @ RG = 4.7 Ω - Enables >1 MHz switching with controlled EMI profile. |
| Qgls | 15 nC - Critical for minimizing gate loss during synchronous rectification in buck converters. |
Pinout & Package
STD70N03L-1 uses the TO-251 (IPAK) package: three-terminal, surface-mount, single-gauge leadframe with exposed drain pad for thermal enhancement. Pin 1 = Gate, Pin 2 = Drain (tab), Pin 3 = Source.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 (G) | Gate | Control terminal; accepts 0–20 V bias; low input capacitance (Ciss = 2200 pF) eases driving. |
| Pin 2 (D) | Drain | Main power output node; electrically connected to exposed metal tab for low-inductance, high-current path and thermal conduction. |
| Pin 3 (S) | Source | Power return/reference node; ties to ground or low-side switch node; defines VGS reference. |
Key Features
| Feature | Design Value |
|---|---|
| STripFET™ III process | Enables industry-leading RDS(on) × Qg figure-of-merit for reduced total power loss. |
| Low VGS(th) | 1 V typical threshold allows reliable turn-on with 3.3 V or 5 V microcontroller GPIOs. |
| High avalanche ruggedness | 300 mJ single-pulse EAS eliminates need for external snubbers in flyback or relay-drive circuits. |
| Optimized body diode | 32 ns reverse recovery time and 51 nC Qrr minimize cross-conduction loss in synchronous rectifiers. |
| ECOPACK® compliance | Lead-free second-level interconnect meets RoHS and JEDEC JESD97 marking requirements. |
Applications
| DC-DC Synchronous Buck Converter | Automotive Body Control Module (BCM) |
|---|---|
|
Use Scenario: Low-side switch in 12 V input → 3.3/5 V output buck regulator powering MCU and sensors. IC Role / Device Role / Timing Role: High-current synchronous rectifier replacing Schottky diode to reduce conduction loss and improve efficiency above 85%. Use Value: Achieves <0.8 W conduction loss at 70 A, enabling compact heatsink design and >95% peak efficiency at full load. |
Use Scenario: Load switching for interior lighting, window lift motors, and HVAC actuators in 12 V vehicle electrical architecture. IC Role / Device Role / Timing Role: High-reliability power switch with integrated avalanche capability for inductive load suppression. Use Value: Eliminates external TVS/clamp diodes due to 300 mJ EAS, reducing BOM count and PCB area by 20%. |
| Industrial Motor Starter | Server VRM Low-Side Switch |
|
Use Scenario: Soft-start and on/off control of 24 V brushed DC motors in factory automation equipment. IC Role / Device Role / Timing Role: Main power FET with fast turn-off (tf = 15 ns) to limit inductive kick amplitude during commutation. Use Value: Limits VDS overshoot to <38 V under 20 A inductive load, avoiding overvoltage failure without snubber. |
Use Scenario: Low-side FET in multiphase 48 V → 1 V VRM supplying AI accelerators and CPUs. IC Role / Device Role / Timing Role: High-current, low-RDS(on) switch optimized for third-quadrant conduction during dead-time. Use Value: Qgls = 15 nC reduces gate loss by 35% vs. standard MOSFETs, improving phase efficiency at 500 kHz switching. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar N-channel 30 V power MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IRLZ44NPBF | RDS(on) = 0.028 Ω @ 10 V (5× higher); Qg = 67 nC; TO-220 package. | Higher conduction loss limits use to ≤20 A loads; unsuitable for high-frequency synchronous rectification. | Select only if cost sensitivity outweighs efficiency and thermal constraints. |
| STP70NF03L | Same die, DPAK package (STD70N03L); identical RDS(on), Qg, and SOA; tape-and-reel only. | Requires different PCB footprint and thermal interface; no mechanical difference in electrical performance. | Choose STD70N03L-1 for manual assembly or tube-based prototyping; STD70N03L for automated SMT lines. |
Compared with IRLZ44NPBF, STD70N03L-1 delivers 80% lower conduction loss and 77% less gate charge, enabling higher power density. Against STD70N03L, it offers identical electrical specs but IPAK's lower profile and single-gauge leads simplify hand-soldering and thermal pad alignment.
Availability
STD70N03L-1 is available at Aetrix Electronics and suitable for DC-DC converters, automotive body electronics, and industrial motor control requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for STD70N03L-1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, MEMS, power, and microcontroller products for industrial, automotive, and consumer markets.
STD70N03L-1 belongs to ST's STripFET™ III Power MOSFET product line, engineered specifically for high-efficiency, high-current switching in space-constrained power supplies and motor drives.
FAQ
Is STD70N03L-1 suitable for 5 V logic-level gate drive?
Yes. With a typical gate threshold voltage of 1 V and guaranteed turn-on at VGS ≥ 4.5 V, STD70N03L-1 fully enhances using standard 5 V microcontroller outputs. Its RDS(on) remains ≤0.0073 Ω at VGS = 5 V and ID = 35 A, ensuring low-loss operation without level-shifting circuitry.
What is the maximum safe operating temperature for continuous 70 A operation?
Continuous 70 A operation is rated only at case temperature TC = 25°C. At TC = 100°C, the maximum continuous drain current drops to 50 A per absolute maximum ratings. Thermal design must ensure Rth(j-c) ≤ 2.14 °C/W and sufficient copper area to maintain Tj ≤ 175°C under worst-case ambient conditions.
Does STD70N03L-1 include integrated gate protection?
No. STD70N03L-1 lacks integrated gate Zener clamping or ESD protection diodes. External gate resistors (typically 4.7–10 Ω) and optional 12–15 V Zener clamps between gate and source are recommended to prevent VGS overstress during fast switching or noise coupling, especially in high-dV/dt environments.
Can STD70N03L-1 replace STD70N03L in existing designs?
Electrically yes-both share identical silicon, RDS(on), Qg, SOA, and thermal specs-but mechanically no. STD70N03L-1 uses IPAK (TO-251) with gull-wing leads; STD70N03L uses DPAK (TO-252) with J-bend leads. PCB footprint, solder stencil, and thermal pad layout must be redesigned for IPAK's smaller outline and different lead pitch.
STD70N03L-1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- STripFET™ III
- Package/Case:
- TO-251-3 Short Leads, IPAK, TO-251AA
- Packaging:
- Tube
- Product Status:
- Obsolete
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 30 V
- Current - Continuous Drain (Id) @ 25°C:
- 70A (Tc)
- Drive Voltage (Max Rds On, Min Rds On):
- 5V, 10V
- Rds On (Max) @ Id, Vgs:
- 7.3mOhm @ 35A, 10V
- Vgs(th) (Max) @ Id:
- 1V @ 250µA
- Gate Charge (Qg) (Max) @ Vgs:
- 21 nC @ 5 V
- Vgs (Max):
- ±20V
- Input Capacitance (Ciss) (Max) @ Vds:
- 2200 pF @ 25 V
- FET Feature:
- -
- Power Dissipation (Max):
- 70W (Tc)
- Operating Temperature:
- -55°C ~ 175°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- IPAK
STD70N03L-1 FAQ
1.How can I place an order for STD70N03L-1 through Aetrix?
Please submit a Request for Quotation (RFQ) for STD70N03L-1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STD70N03L-1 reliable?
The price and inventory of STD70N03L-1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STD70N03L-1 is usually 5 days.
3.What payment methods are accepted for STD70N03L-1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STD70N03L-1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STD70N03L-1?
STD70N03L-1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STD70N03L-1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STD70N03L-1?
For technical support, including STD70N03L-1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STD70N03L-1 requirements.
6.How does Aetrix verify that STD70N03L-1 is sourced from the original manufacturer or authorized distributors?
All STD70N03L-1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STD70N03L-1 meets industry standards.
7.What is the process for return or replacement of STD70N03L-1?
All STD70N03L-1 units undergo pre-shipment inspection (PSI). If there is an issue with STD70N03L-1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STD70N03L-1 part is unused and in its original packaging.
Return procedure for STD70N03L-1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STD70N03L-1 Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

