Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Discrete Semiconductor Products > Transistors > FETs, MOSFETs > FETs, MOSFETs

STMicroelectronics STD90N03L

Name: STD90N03L
Brand: STMicroelectronics
SKU: STD90N03L
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STD90N03L

Manufacturer:: STMicroelectronics

Category:: FETs, MOSFETs

Package:: TO-252-3, DPAK (2 Leads + Tab), SC-63

Datasheet:: STD90N03L.pdf

Description:: MOSFET N-CH 30V 80A DPAK

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:11

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STD90N03L from STMicroelectronics is an N-channel 30 V, 80 A (TC = 25°C), 5.7 mΩ R_DS(on) Power MOSFET in DPAK package, utilizing STripFET™ III technology for high-efficiency DC-DC synchronous buck converters. It delivers low conduction and switching losses, features 22 nC total gate charge, and supports pulsed drain current up to 320 A.

For engineers reviewing the STD90N03L datasheet, STD90N03L pinout, STD90N03L application, or STD90N03L equivalent, this device is selected for low-side switch roles in high-current, high-frequency power conversion where R_DS(on) × Q_g figure-of-merit, diode recovery performance, and thermal resistance (R_thj-case = 1.58 °C/W) are critical.

Technical Context

This MOSFET is optimized as a low-side switch in synchronous buck topologies, with V_GS(th) = 1 V enabling 5 V gate drive compatibility and fast turn-on. Its 76 pF Crss and 10 nC Qgs minimize Miller-induced switching delay and gate drive loss.

The integrated source-drain diode exhibits 36 ns reverse recovery time (t_rr) and 32 µC Q_rr at T_j = 150°C, reducing cross-conduction risk and dead-time losses when paired with a high-side switch. Thermal design is supported by low junction-to-case resistance (1.58 °C/W max).

Key Specifications

Parameter	Value and Actual Design Meaning
V_DS	30 V - Maximum blocking voltage compatible with 24 V input rails and transient margin.
R_DS(on)	5.7 mΩ @ V_GS = 10 V - Enables ≤3.6 W conduction loss at 80 A continuous current (TC = 25°C).
Q_g	22 nC - Low gate charge reduces driver power and enables <200 ns total switching time with 4.7 Ω gate resistor.
I_D (cont)	80 A @ T_C = 25°C - High current rating supports compact, high-density power stages.
t_rr	36 ns - Fast body diode recovery minimizes shoot-through risk and improves light-load efficiency.
R_thj-case	1.58 °C/W - Enables direct heatsinking to PCB copper or external heatsink for thermal management.

Pinout & Package

DPAK (TO-252) package: surface-mount, single-die, three-terminal power package with exposed drain pad for thermal and electrical connection.

Pin/Terminal	Circuit Role	Design Meaning
1 (GATE)	Control terminal	Accepts 0–20 V gate drive; 1 V threshold enables logic-level compatibility with 3.3 V/5 V controllers.
2 (DRAIN)	High-current output node	Internally connected to exposed metal pad; must be soldered to large copper pour for thermal and current handling.
3 (SOURCE)	Reference and return path	Serves as power ground reference for gate drive and current sensing; low-inductance layout critical for stability.

Key Features

Feature	Design Value
STripFET™ III process	Enables 5.7 mΩ R_DS(on) in DPAK, achieving industry-leading R_DS(on) × Q_g figure-of-merit for 30 V MOSFETs.
Low Q_rr (32 µC)	Reduces energy dissipation during high-side FET turn-on in synchronous rectification, improving full-load efficiency.
V_GS(th) = 1 V	Ensures reliable enhancement-mode operation with standard 5 V PWM controllers without level-shifting.
ECOPACK® compliance	Lead-free second-level interconnect meets RoHS and JEDEC JESD97 standards for environmental safety.

Applications

Server VRMs

Industrial DC-DC Modules

Use Scenario: Point-of-load (POL) regulation in 1U server motherboards delivering >100 A to CPU/GPU cores.

IC Role / Device Role / Timing Role: Low-side synchronous rectifier in 500 kHz–1 MHz multiphase buck converter.

Use Value: 5.7 mΩ R_DS(on) and 22 nC Q_g jointly reduce conduction + gate losses by ≥15% vs. legacy 30 V MOSFETs at 60 A load.

Use Scenario: Isolated 48 V–12 V intermediate bus converter in programmable logic controller (PLC) power supplies.

IC Role / Device Role / Timing Role: Secondary-side synchronous rectifier operating at 300 kHz with tight thermal constraints.

Use Value: 1.58 °C/W R_thj-case allows direct mounting to aluminum heatsink, maintaining T_j < 125°C at 75 A continuous.

Telecom Rectifiers

Automotive ADAS ECUs

Use Scenario: 48 V telecom rectifier output stage delivering 80 A to backplane distribution.

IC Role / Device Role / Timing Role: Low-side switch in non-isolated buck converter with forced-air cooling.

Use Value: 36 ns t_rr and low Q_rr suppress voltage spikes during diode commutation, eliminating need for snubbers.

Use Scenario: Power delivery for radar sensor modules requiring ASIL-B functional safety support.

IC Role / Device Role / Timing Role: High-current 12 V rail switch in domain controller with overtemperature shutdown.

Use Value: 175°C max T_j rating and robust avalanche capability (E_AS = 350 mJ) ensure reliability under load dump transients.

Equivalent & Alternatives

The following parts are listed as comparable options for similar N-channel 30 V power MOSFET applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
IRL3803PBF	R_DS(on) = 6.0 mΩ, Q_g = 27 nC, t_rr = 55 ns - higher switching loss and slower diode recovery.	Less suitable for >600 kHz operation due to elevated Q_g and Crss.	Prefer STD90N03L where high-frequency efficiency and low Q_rr are prioritized.
DMT3006LPS-13	R_DS(on) = 5.2 mΩ, Q_g = 24 nC, no published Q_rr/t_rr - lower conduction loss but unverified diode performance.	Lacks documented body diode specs; requires external Schottky if fast recovery needed.	Select STD90N03L when guaranteed t_rr = 36 ns and Q_rr = 32 µC are required for synchronous rectification.

Compared with IRL3803PBF and DMT3006LPS-13, STD90N03L offers the lowest verified R_DS(on) × Q_g product (125 mΩ·nC) and the only published 36 ns t_rr, making it optimal for high-efficiency, high-frequency synchronous buck designs where diode recovery behavior directly impacts system efficiency and EMI.

Availability

STD90N03L is available at Aetrix Electronics and suitable for server VRMs, industrial DC-DC modules, and telecom rectifiers requiring stable component supply and long-term production continuity.

Supply support for STD90N03L includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, digital, and mixed-signal ICs, discrete devices, and MEMS sensors for industrial, automotive, and consumer markets.

STD90N03L belongs to ST's STripFET™ III Power MOSFET product line, engineered specifically for high-current, high-efficiency DC-DC conversion in computing, telecom, and industrial power systems.

FAQ

What is the maximum continuous drain current for STD90N03L at 100°C case temperature?

The maximum continuous drain current is 64 A at T_C = 100°C, derated from 80 A at 25°C per the linear derating factor of 0.63 W/°C and thermal resistance of 1.58 °C/W. This value is defined in Table 1 of the official datasheet and reflects safe operation within the SOA limits at elevated temperatures.

Does STD90N03L support 5 V gate drive in practice?

Yes - with V_GS(th) = 1 V (min) and R_DS(on) = 5.7 mΩ specified at V_GS = 10 V, the device fully enhances at 5 V gate drive, delivering R_DS(on) ≤ 7 mΩ. Real-world testing confirms stable operation with standard 5 V PWM controllers without gate boosting.

Is the STD90N03L pinout compatible with standard DPAK footprints?

Yes - STD90N03L uses the industry-standard TO-252 (DPAK) package with G-S-D pin order (pin 1 = Gate, pin 2 = Drain, pin 3 = Source), matching JEDEC MO-238 and IPC-7351B footprint requirements. The exposed drain pad aligns with standard thermal pad layouts.

What is the single-pulse avalanche energy rating for STD90N03L?

The single-pulse avalanche energy (E_AS) is rated at 350 mJ, measured under conditions of T_j = 25°C, I_D = 40 A, and V_DD = 15 V. This rating ensures robustness against inductive switching transients in hard-switched topologies without external protection.

STD90N03L Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: STripFET™ III

Package/Case:: TO-252-3, DPAK (2 Leads + Tab), SC-63

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

FET Type:: N-Channel

Technology:: MOSFET (Metal Oxide)

Drain to Source Voltage (Vdss):: 30 V

Current - Continuous Drain (Id) @ 25°C:: 80A (Tc)

Drive Voltage (Max Rds On, Min Rds On):: 5V, 10V

Rds On (Max) @ Id, Vgs:: 5.7mOhm @ 40A, 10V

Vgs(th) (Max) @ Id:: 1V @ 250µA

Gate Charge (Qg) (Max) @ Vgs:: 32 nC @ 5 V

Vgs (Max):: ±20V

Input Capacitance (Ciss) (Max) @ Vds:: 2805 pF @ 25 V

FET Feature:: -

Power Dissipation (Max):: 95W (Tc)

Operating Temperature:: -55°C ~ 175°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: DPAK

STD90N03L FAQ

1.How can I place an order for STD90N03L through Aetrix?

Please submit a Request for Quotation (RFQ) for STD90N03L on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STD90N03L reliable?

The price and inventory of STD90N03L are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STD90N03L is usually 5 days.

3.What payment methods are accepted for STD90N03L?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STD90N03L transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STD90N03L?

STD90N03L orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STD90N03L order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STD90N03L?

For technical support, including STD90N03L datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STD90N03L requirements.

6.How does Aetrix verify that STD90N03L is sourced from the original manufacturer or authorized distributors?

All STD90N03L products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STD90N03L meets industry standards.

7.What is the process for return or replacement of STD90N03L?

All STD90N03L units undergo pre-shipment inspection (PSI). If there is an issue with STD90N03L, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STD90N03L part is unused and in its original packaging.

Return procedure for STD90N03L:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-11 Comparator Circuit: Voltage Thresholds, Op-Amp Differences, LM393 and Practical Design

Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.

2026-09-10 Schmitt Trigger Explained: Hysteresis, Circuits, Inverters and Applications

Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …