STMicroelectronics STL20NF06LAG
- Part No.:
- STL20NF06LAG
- Manufacturer:
- STMicroelectronics
- Category:
- FETs, MOSFETs
- Package:
- 8-PowerVDFN
- Datasheet:
-
STL20NF06LAG.pdf
- Description:
- MOSFET N-CH 60V 20A POWERFLAT
- Quantity:
- Payment:

- Shipping:

Inventory:6,900
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STL20NF06LAG from STMicroelectronics is an automotive-grade N-channel Power MOSFET with 60 V VDS, 27 mΩ typ. RDS(on) at VGS = 10 V, 20 A continuous drain current (Tcase = 25 °C), 75 W total power dissipation, and AEC-Q101 qualification. It serves as a primary switching device in isolated DC-DC converters for telecom and computing systems where low gate charge and fast switching are critical.
For engineers reviewing the STL20NF06LAG datasheet, STL20NF06LAG pinout, STL20NF06LAG application, or STL20NF06LAG equivalent, key selection criteria include its PowerFLAT™ 5x6 wettable flanks package, logic-level gate threshold (1–2.5 V), 22.5 nC total gate charge, 670 pF input capacitance, and 175 °C maximum junction temperature.
Technical Context
This MOSFET employs ST's STripFET™ II process to minimize input capacitance (Ciss = 670 pF) and gate charge (Qg = 22.5 nC), enabling high-frequency operation in hard-switched topologies. Its low RDS(on) of 27 mΩ at 10 V gate drive supports efficient conduction in 48 V bus and intermediate bus converter applications.
The device features a source-drain diode with 28 ns reverse recovery time (trr) and 31.6 nC reverse recovery charge (Qrr), suitable for synchronous rectification and inductive load switching. Thermal resistance junction-to-case is 2.0 °C/W, enabling high-power density mounting on compact PCBs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | 60 V - Maximum blocking voltage for 48 V system-level designs with margin |
| RDS(on) max | 40 mΩ at VGS = 10 V - Ensures ≤0.6 W conduction loss at 4 A continuous current |
| Qg | 22.5 nC - Enables fast turn-on with low gate driver power demand |
| Ciss | 670 pF - Reduces Miller effect and improves switching stability in high-dV/dt environments |
| Tj max | 175 °C - Supports operation in under-hood automotive environments and sealed enclosures |
| ID (pulsed) | 80 A - Handles short-duration surge currents in motor drive or hot-swap circuits |
| trr | 28 ns - Limits switching losses during diode commutation in synchronous buck stages |
Pinout & Package
STL20NF06LAG is housed in a PowerFLAT™ 5x6 package with wettable flanks (WF), optimized for automated optical inspection (AOI) and high thermal performance via exposed drain pad soldering to PCB copper.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| D (Pins 5, 6, 7, 8) | Drain | High-current output node; electrically connected to exposed metal pad for thermal and electrical conduction |
| G (Pin 4) | Gate | Control terminal requiring <22.5 nC charge for full enhancement; logic-level compatible (VGS(th) = 1–2.5 V) |
| S (Pins 1, 2, 3) | Source | Reference node for gate drive and current sensing; tied to PCB ground plane for low-inductance return path |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q101 qualified | Validated for automotive powertrain and body electronics per stress test requirements |
| PowerFLAT™ 5x6 WF | Enables AOI-compatible solder joint inspection and 2.0 °C/W junction-to-case thermal resistance |
| Low Qg/Ciss ratio | 22.5 nC / 670 pF = 33.6 V - Improves figure-of-merit for high-frequency switching efficiency |
| Logic-level VGS(th) | 1–2.5 V threshold enables direct drive from 3.3 V or 5 V microcontrollers without level-shifting |
| 175 °C Tj rating | Supports sustained operation in high-ambient environments such as engine control units and LED drivers |
Applications
| Telecom DC-DC Converters | Automotive Body Control Modules |
|---|---|
Use Scenario: Primary switch in 48 V–12 V isolated flyback or forward converters for base station power supplies. IC Role / Device Role / Timing Role: High-side switching element operating at 200–500 kHz with minimal gate drive loss. Use Value: 27 mΩ RDS(on) and 22.5 nC Qg reduce conduction and switching losses, improving efficiency above 92% at full load. | Use Scenario: Load switch for HVAC actuators, lighting drivers, and window lift motors in BCMs. IC Role / Device Role / Timing Role: Low-side or high-side power switch controlled by 3.3 V MCU GPIO with integrated protection. Use Value: Logic-level gate threshold and AEC-Q101 qualification ensure reliable cold-cranking operation down to –40 °C. |
| Industrial Motor Drives | Server Intermediate Bus Converters |
Use Scenario: Half-bridge leg in 24 V BLDC motor controllers for fans and pumps. IC Role / Device Role / Timing Role: Fast-switching N-channel MOSFET paired with complementary driver for PWM commutation. Use Value: 28 ns trr and 31.6 nC Qrr minimize shoot-through risk and diode recovery loss during dead-time transitions. | Use Scenario: Primary-side switch in 48 V–12 V LLC resonant converters for AI server power delivery. IC Role / Device Role / Timing Role: Hard-switched or resonant-mode power transistor with low Coss (170 pF) for ZVS initiation. Use Value: 170 pF Coss and 56 pF Crss support soft-switching behavior and reduce EMI generation at >300 kHz. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar N-channel 60 V Power MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IPB034N06L3 | RDS(on) = 3.4 mΩ @ 10 V (lower), Qg = 32 nC (higher), PowerPAK® SO-8 package | Higher current density but larger footprint; not wettable-flank AOI-ready | Preferred for ultra-low RDS(on) needs where board space allows SO-8 mounting |
| IRLML6344TRPBF | RDS(on) = 45 mΩ @ 4.5 V, SOT-23 package, 4.2 A ID rating | Lower current/power capability; suited for signal-level switching, not power conversion | Only viable for low-power auxiliary loads (<1 A), not primary DC-DC switching |
Compared with IPB034N06L3 and IRLML6344TRPBF, STL20NF06LAG uniquely balances 20 A current handling, PowerFLAT™ 5x6 wettable flanks for production reliability, and 22.5 nC gate charge-making it optimal for automotive and telecom power modules where thermal density and AOI compatibility are mandatory.
Availability
STL20NF06LAG is available at Aetrix Electronics and suitable for telecom DC-DC converters, automotive body control modules, and industrial motor drives requiring stable component supply across extended product lifecycles.
Supply support for STL20NF06LAG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, designing and manufacturing analog, MEMS, power, and microcontroller solutions for industrial, automotive, and consumer markets.
This device belongs to ST's STripFET™ II Power MOSFET product line, engineered specifically for high-efficiency, high-frequency switching in automotive and telecom power conversion systems.
FAQ
What is the maximum safe operating temperature for STL20NF06LAG?
The absolute maximum junction temperature is 175 °C, and the storage temperature range is –55 to +175 °C. Operation at Tj = 175 °C requires derating of drain current and power dissipation per the Safe Operating Area (SOA) curves in Figure 2 of the datasheet, with thermal design ensuring Rthj-pcb ≤ 31.3 °C/W on a 1-inch² FR-4 board.
Does STL20NF06LAG support gate drive from a 3.3 V microcontroller?
Yes. With a gate threshold voltage VGS(th) of 1–2.5 V (typ. 1.8 V), STL20NF06LAG fully enhances at 3.3 V gate drive, delivering RDS(on) ≤ 50 mΩ at VGS = 5 V and ID = 4 A. For optimal performance, use ≥4.5 V drive to achieve sub-40 mΩ on-resistance.
Is the PowerFLAT™ 5x6 package lead-free and RoHS-compliant?
Yes. STL20NF06LAG is offered in ECOPACK®-compliant packaging, meeting RoHS Directive 2011/65/EU and REACH Regulation (EC) No. 1907/2006. The PowerFLAT™ 5x6 WF type R package uses lead-free matte tin plating and halogen-free molding compound per ST's published ECOPACK® grade documentation.
Can STL20NF06LAG be used in synchronous rectification configurations?
Yes. Its source-drain diode has trr = 28 ns and Qrr = 31.6 nC, enabling use as a freewheeling or synchronous rectifier in buck, flyback, and LLC topologies. However, dedicated synchronous rectifier MOSFETs offer lower Qrr; this part is best applied where primary switching and diode recovery coexist in shared layout constraints.
STL20NF06LAG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- STripFET™ II
- Package/Case:
- 8-PowerVDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 60 V
- Current - Continuous Drain (Id) @ 25°C:
- 20A (Tc)
- Drive Voltage (Max Rds On, Min Rds On):
- 5V, 10V
- Rds On (Max) @ Id, Vgs:
- 40mOhm @ 4A, 10V
- Vgs(th) (Max) @ Id:
- 2.5V @ 250µA
- Gate Charge (Qg) (Max) @ Vgs:
- 22.5 nC @ 10 V
- Vgs (Max):
- ±20V
- Input Capacitance (Ciss) (Max) @ Vds:
- 670 pF @ 25 V
- FET Feature:
- -
- Power Dissipation (Max):
- 4.8W (Ta), 75W (Tc)
- Operating Temperature:
- -55°C ~ 175°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- PowerFlat™ (5x6)
STL20NF06LAG FAQ
1.How can I place an order for STL20NF06LAG through Aetrix?
Please submit a Request for Quotation (RFQ) for STL20NF06LAG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STL20NF06LAG reliable?
The price and inventory of STL20NF06LAG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STL20NF06LAG is usually 5 days.
3.What payment methods are accepted for STL20NF06LAG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STL20NF06LAG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STL20NF06LAG?
STL20NF06LAG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STL20NF06LAG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STL20NF06LAG?
For technical support, including STL20NF06LAG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STL20NF06LAG requirements.
6.How does Aetrix verify that STL20NF06LAG is sourced from the original manufacturer or authorized distributors?
All STL20NF06LAG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STL20NF06LAG meets industry standards.
7.What is the process for return or replacement of STL20NF06LAG?
All STL20NF06LAG units undergo pre-shipment inspection (PSI). If there is an issue with STL20NF06LAG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STL20NF06LAG part is unused and in its original packaging.
Return procedure for STL20NF06LAG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STL20NF06LAG Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

