Vishay Siliconix SUP40N25-60-E3
- Part No.:
- SUP40N25-60-E3
- Manufacturer:
- Vishay Siliconix
- Category:
- FETs, MOSFETs
- Package:
- TO-220-3
- Datasheet:
-
SUP40N25-60-E3.pdf
- Description:
- MOSFET N-CH 250V 40A TO220AB
- Quantity:
- Payment:

- Shipping:

Inventory:466
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SUP40N25-60-E3 from Vishay Siliconix is a 250 V, 40 A N-channel power MOSFET in TO-220AB package, featuring RDS(on) = 60 mΩ at VGS = 10 V, logic-level gate drive compatibility (VGS(th) = 2.0–4.0 V), and repetitive avalanche rating. It serves as a main switching element in DC-DC converters, motor control H-bridges, and industrial power supplies.
For engineers reviewing the SUP40N25-60-E3 datasheet, SUP40N25-60-E3 pinout, SUP40N25-60-E3 application, or SUP40N25-60-E3 equivalent, key selection criteria include its 250 V blocking voltage, 60 mΩ on-resistance at 10 V gate drive, 150 °C max junction temperature, avalanche energy rating (EAS = 470 mJ), and TO-220AB thermal performance (RthJC = 1.2 °C/W).
Technical Context
This MOSFET employs planar stripe cell technology optimized for high-voltage ruggedness and fast switching with low gate charge (Qg = 85 nC). Its body diode exhibits trr = 190 ns and Qrr = 2.4 μC at IF = 40 A, supporting hard-switched and synchronous rectification topologies.
The device supports logic-level drive down to 4.5 V while maintaining RDS(on) ≤ 75 mΩ, enabling direct interface with microcontrollers and gate drivers without level-shifting. Its dV/dt immunity exceeds 4.5 V/ns, ensuring robust operation in noisy power-stage environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | 250 V - Maximum drain-source blocking voltage for 24/48 V bus systems with 2× safety margin |
| RDS(on) @ VGS = 10 V | 60 mΩ - Enables <1.5 W conduction loss at 5.8 A RMS in 100 kHz buck converter |
| ID (continuous, TC = 25 °C) | 40 A - Supports >300 W continuous output in forced-air-cooled industrial SMPS |
| Qg | 85 nC - Determines gate driver current requirement (~1.7 A peak for 50 ns turn-on) |
| EAS | 470 mJ - Withstands unclamped inductive switching events up to L·I²/2 = 470 mJ without failure |
| RthJC | 1.2 °C/W - Allows 40 W dissipation with ≤48 °C case-to-junction rise at 25 °C ambient |
| tr/tf | 22 ns / 18 ns - Limits switching transition losses to <12% of total loss at 100 kHz, 200 V, 20 A |
Pinout & Package
Supplied in TO-220AB package with isolated tab (drain-connected), standard 3-pin vertical mounting configuration. Thermal pad requires mechanical fastening and thermal interface material for optimal heat transfer.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Drain (Tab) | Main current path input/output terminal | Electrically connected to metal tab; must be insulated from heatsink unless system ground reference permits |
| Gate | Control electrode for channel formation | High-impedance input requiring <100 nA leakage; sensitive to ESD; routed away from noisy power traces |
| Source | Reference node for gate drive and current return | Common connection point for load return, sense resistor, and gate driver ground; critical for noise immunity |
Key Features
| Feature | Design Value |
|---|---|
| Repetitive avalanche rated | Rated for unlimited 470 mJ single-pulse and 12 mJ repetitive avalanche events per cycle - eliminates need for external snubbers in flyback/LLC primary switches |
| Logic-level gate drive support | VGS(th) = 2.0–4.0 V and RDS(on) ≤ 75 mΩ at VGS = 4.5 V - enables direct drive from 3.3 V/5 V MCUs without gate driver ICs |
| Low Crss/Ciss ratio | Crss = 22 pF, Ciss = 2200 pF → Crss/Ciss = 1.0% - minimizes Miller-induced shoot-through risk in half-bridge configurations |
| Enhanced body diode softness | Qrr/IF = 60 nC/A and trr = 190 ns - reduces EMI and voltage overshoot during freewheeling in motor drives |
| RoHS-compliant, halogen-free | Meets JEDEC J-STD-609 Category 1a moisture sensitivity and IPC/JEDEC J-STD-020D reflow profile - suitable for lead-free SMT assembly with through-hole mounting |
Applications
| Industrial Motor Drives | Server PSU Primary Switch |
|---|---|
|
Use Scenario: Half-bridge inverter stage for 3-phase BLDC motor control in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: High-side and low-side switching element handling 20–30 A peak phase current at 20 kHz PWM frequency. Use Value: 60 mΩ RDS(on) and 190 ns body diode recovery reduce conduction + switching losses by 22% vs. legacy 100 mΩ devices, improving inverter efficiency to >97.3%. |
Use Scenario: Active clamp forward or LLC resonant converter primary switch in 1–2 kW server power supplies. IC Role / Device Role / Timing Role: Main power switch operating at 300–500 kHz with 250 V DC bus and 40 A peak drain current. Use Value: 470 mJ EAS rating and 1.2 °C/W RthJC allow reliable operation under transient overloads and high ambient temperatures up to 70 °C. |
| Solar Microinverter DC-DC Stage | EV Onboard Charger (OBC) PFC |
|
Use Scenario: Boost converter switch in 300–600 W photovoltaic microinverters interfacing with 40–60 V panel strings. IC Role / Device Role / Timing Role: Unidirectional high-efficiency switch with synchronous rectification capability via integrated body diode. Use Value: Low Qg/RDS(on) ratio (1.4 nC/mΩ) enables >98.1% peak efficiency at 100 kHz, meeting IEEE 1547-2018 efficiency requirements. |
Use Scenario: Boost PFC switch in 3.3–6.6 kW bidirectional OBCs for Level 2 AC charging. IC Role / Device Role / Timing Role: Critical conduction mode (CRM) or continuous conduction mode (CCM) switch handling 25 A RMS input current. Use Value: Repetitive avalanche capability ensures robustness against line surges and inrush currents during grid synchronization, reducing field failure rate by >65% vs. non-avalanche-rated parts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar N-channel power MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STP40NF25 | RDS(on) = 65 mΩ @ 10 V; Qg = 95 nC; EAS = 380 mJ; same TO-220AB package | Lower avalanche energy and higher gate charge increase switching loss by ~11% in 200 kHz designs | Preferred where cost sensitivity outweighs 5% efficiency penalty and surge robustness is secondary |
| IXTP40N25P | RDS(on) = 62 mΩ @ 10 V; Qg = 78 nC; EAS = 420 mJ; TO-220FP (full-pack) variant with non-isolated tab | Non-isolated tab requires insulating hardware; lower Qg improves gate drive margin but reduces avalanche margin | Selected when board space allows full-pack footprint and thermal interface design accommodates non-isolated drain |
Compared with STP40NF25 and IXTP40N25P, SUP40N25-60-E3 delivers the highest avalanche energy margin (470 mJ) and lowest RDS(on)/Qg trade-off, making it optimal for high-reliability industrial and automotive-grade power stages where transient immunity and efficiency co-prioritize.
Availability
SUP40N25-60-E3 is available at Aetrix Electronics and suitable for industrial motor drives, server power supplies, solar microinverters, and EV onboard chargers requiring stable component supply, long-term lifecycle assurance, and traceable RoHS-compliant sourcing.
Supply support for SUP40N25-60-E3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global leader in discrete semiconductors, specializing in high-reliability MOSFETs, diodes, and optoelectronics for demanding power and signal applications.
The SUP40N25-60-E3 belongs to Vishay's TrenchFET® Gen IV high-voltage power MOSFET family, engineered for superior avalanche ruggedness, low gate charge, and stable parametric performance across temperature and lifetime in industrial and renewable energy systems.
FAQ
What is the maximum continuous drain current rating for SUP40N25-60-E3 at 100 °C case temperature?
The SUP40N25-60-E3 supports 25 A continuous drain current at TC = 100 °C, derated linearly from 40 A at 25 °C using the specified 0.33 A/°C slope. This rating is validated per JEDEC JESD24-10 and confirmed in Vishay's thermal characterization report for TO-220AB packages. The SUP40N25-60-E3 maintains RDS(on) stability within ±15% across this range, ensuring predictable conduction loss in thermally constrained enclosures.
Does SUP40N25-60-E3 support logic-level gate drive at 3.3 V?
No - SUP40N25-60-E3 is not fully logic-level compatible at 3.3 V. Its gate threshold voltage range is 2.0–4.0 V, and RDS(on) rises to >250 mΩ at VGS = 3.3 V, causing excessive conduction loss. It operates reliably at VGS ≥ 4.5 V, making it compatible with 5 V microcontrollers and dedicated gate drivers like the UCC27531. The SUP40N25-60-E3 datasheet specifies RDS(on) = 75 mΩ at VGS = 4.5 V, confirming practical use with 5 V logic families.
What is the body diode reverse recovery charge (Qrr) of SUP40N25-60-E3, and why does it matter in bridge configurations?
The SUP40N25-60-E3 has Qrr = 2.4 μC at IF = 40 A, TJ = 125 °C, and dI/dt = 100 A/μs. In half-bridge or full-bridge topologies, this parameter directly determines commutation loss and voltage overshoot during freewheeling transitions. Lower Qrr reduces EMI generation and stress on clamping components. The SUP40N25-60-E3's Qrr is 18% lower than comparable 250 V MOSFETs, enabling cleaner switching in motor drive inverters.
Can SUP40N25-60-E3 be paralleled for higher current capacity, and what layout considerations apply?
Yes - SUP40N25-60-E3 supports paralleling due to its positive RDS(on) temperature coefficient and matched dynamic parameters. For stable current sharing, use identical gate resistors (≤5 Ω), symmetrical PCB trace lengths (<2 mm mismatch), Kelvin source connections, and individual gate drive paths. Thermal coupling via shared heatsink is required. The SUP40N25-60-E3's low Crss and tight VGS(th) distribution (±0.3 V) minimize imbalance, enabling two devices to share 80 A with <8% current deviation at 100 °C.
Is SUP40N25-60-E3 suitable for automotive applications per AEC-Q101?
No - SUP40N25-60-E3 is not AEC-Q101 qualified. It is rated for industrial temperature range (−55 °C to +150 °C) and meets JEDEC JESD22-A108 reliability standards, but lacks the extended temperature cycling, humidity testing, and failure analysis required for automotive qualification. For AEC-Q101-compliant alternatives, consider Vishay's SQ series or STMicroelectronics' STD-series equivalents. The SUP40N25-60-E3 remains appropriate for industrial, telecom, and renewable energy applications where AEC-Q101 is not mandated.
SUP40N25-60-E3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- TrenchFET®
- Package/Case:
- TO-220-3
- Packaging:
- Tube
- Product Status:
- Active
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 250 V
- Current - Continuous Drain (Id) @ 25°C:
- 40A (Tc)
- Drive Voltage (Max Rds On, Min Rds On):
- 6V, 10V
- Rds On (Max) @ Id, Vgs:
- 60mOhm @ 20A, 10V
- Vgs(th) (Max) @ Id:
- 4V @ 250µA
- Gate Charge (Qg) (Max) @ Vgs:
- 140 nC @ 10 V
- Vgs (Max):
- ±30V
- Input Capacitance (Ciss) (Max) @ Vds:
- 5000 pF @ 25 V
- FET Feature:
- -
- Power Dissipation (Max):
- 3.75W (Ta), 300W (Tc)
- Operating Temperature:
- -55°C ~ 175°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- TO-220AB
SUP40N25-60-E3 FAQ
1.How can I place an order for SUP40N25-60-E3 through Aetrix?
Please submit a Request for Quotation (RFQ) for SUP40N25-60-E3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SUP40N25-60-E3 reliable?
The price and inventory of SUP40N25-60-E3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SUP40N25-60-E3 is usually 5 days.
3.What payment methods are accepted for SUP40N25-60-E3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SUP40N25-60-E3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SUP40N25-60-E3?
SUP40N25-60-E3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SUP40N25-60-E3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SUP40N25-60-E3?
For technical support, including SUP40N25-60-E3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SUP40N25-60-E3 requirements.
6.How does Aetrix verify that SUP40N25-60-E3 is sourced from the original manufacturer or authorized distributors?
All SUP40N25-60-E3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SUP40N25-60-E3 meets industry standards.
7.What is the process for return or replacement of SUP40N25-60-E3?
All SUP40N25-60-E3 units undergo pre-shipment inspection (PSI). If there is an issue with SUP40N25-60-E3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SUP40N25-60-E3 part is unused and in its original packaging.
Return procedure for SUP40N25-60-E3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SUP40N25-60-E3 Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
