My Inquiry
My Account
onsemi SZESD7104MTWTAG
- Part No.:
- SZESD7104MTWTAG
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- 10-WFDFN
- Datasheet:
-
SZESD7104MTWTAG.pdf
- Description:
- BI-DIRECTIONAL 4 LINE TVS
- Quantity:
- Payment:
- Shipping:
Inventory:5,740
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SZESD7104MTWTAG from onsemi is a low-capacitance ESD protection diode designed for high-speed differential data lines including USB 3.0, HDMI 1.4, and eSATA 3.0. It features 0.3 pF typical junction capacitance (I/O to GND), ±15 kV IEC 61000-4-2 contact/air ESD rating, and 10 V clamping voltage at 1 A surge, enabling signal integrity preservation in voltage-sensitive interfaces.
For engineers reviewing the SZESD7104MTWTAG datasheet, pinout, applications, or equivalent options, key selection criteria include ultra-low capacitance for <6 Gb/s serial links, wettable flank WDFNW10 package for AOI compatibility, IEC 61000-4-2 Level 4 compliance, and AEC-Q101 qualification for automotive-grade reliability.
Technical Context
The SZESD7104MTWTAG implements a bidirectional TVS diode array with four independent I/O-to-GND protection paths in a flow-through layout. Its 0.3 pF capacitance (1 MHz, I/O–GND) and 14.1 V clamping at ±8 A TLP ensure minimal signal distortion on high-speed differential pairs.
This device uses silicon avalanche diode technology with precise breakdown at 5.5 V (min) and low leakage (<1.0 µA at 5 V), optimized for placement directly at connector entrances to suppress ESD transients before they reach sensitive PHY circuitry.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Capacitance (I/O–GND) | 0.3 pF typical - preserves signal integrity on 5–6 Gb/s links like USB 3.0 and eSATA 3.0 |
| ESD Rating (IEC 61000-4-2) | ±15 kV contact / ±15 kV air - meets Level 4 immunity for industrial and automotive interfaces |
| Clamping Voltage (1 A, 8×20 µs) | 10 V max - limits transient overvoltage to protect 5 V tolerant PHY inputs |
| Breakdown Voltage | 5.5 V min - ensures reliable turn-on before damage threshold of downstream ICs |
| Operating Temperature | −55 °C to +125 °C - supports under-hood automotive and extended industrial environments |
| Package | WDFNW10 (2.5 × 1.0 mm, 0.5 mm pitch) - wettable flank design enables automated optical inspection |
Pinout & Package
Package: WDFNW10 (Case 515AH), 2.5 mm × 1.0 mm body, 0.5 mm lead pitch, wettable flank terminals for solder joint inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 3, 6, 8 | I/O | Four independent protected data line inputs (e.g., USB3 SSTX+/−, SSRX+/−) |
| 2, 4, 5, 7 | GND | Dedicated ground connections per I/O channel - minimizes shared impedance and crosstalk |
| 9, 10 | N/C | No-connect terminals - electrically isolated; no internal connection or function |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low capacitance | 0.3 pF typical between I/O and GND - avoids signal degradation on >5 Gb/s differential links |
| Flow-through PCB layout | Linear I/O–GND–I/O–GND pin sequence - enables matched trace lengths and controlled impedance routing |
| Wettable flank terminals | Exposed side metallization on all leads - supports automated optical inspection of solder fillets |
| AEC-Q101 qualified | Automotive-grade reliability validation - suitable for infotainment, ADAS, and telematics interfaces |
Applications
| USB 3.0 Interface Protection | HDMI 1.4 Interface Protection |
|---|---|
Use Scenario: Protecting SuperSpeed TX/RX differential pairs in Type-A and Micro-B connectors against ESD events during hot-plug insertion. IC Role / Device Role / Timing Role: Bidirectional transient voltage suppressor placed at connector entry point, clamping ESD surges before reaching USB 3.0 PHY. Use Value: Maintains eye diagram integrity at 5.0 Gb/s (Fig. 10) with <0.3 pF loading and ≤10 V clamping at 1 A. | Use Scenario: Safeguarding TMDS clock and data channels in HDMI Type-A connectors against contact ESD during cable mating. IC Role / Device Role / Timing Role: Four-channel ESD clamp per differential pair (CLK±, D0±, D1±, D2±), mounted adjacent to connector pins. Use Value: Enables clean 3.4 Gb/s eye diagrams (Fig. 11) with sub-0.35 pF I/O–GND capacitance and ±15 kV IEC 61000-4-2 compliance. |
| eSATA 3.0 Interface Protection | Thunderbolt™ Data Line Protection |
Use Scenario: Shielding eSATA 3.0 differential signaling lines (TX+/−, RX+/−) from ESD in external storage enclosures and docking stations. IC Role / Device Role / Timing Role: High-speed data line protector with flow-through pinout matching eSATA connector layout (Fig. 17). Use Value: Preserves 6 Gb/s signal fidelity (Fig. 12) while delivering 14.1 V clamping at ±8 A TLP current. | Use Scenario: Providing ESD robustness on Thunderbolt™ 1/2 differential lanes (including DisplayPort tunneling) in laptops and peripherals. IC Role / Device Role / Timing Role: Low-capacitance TVS array protecting bidirectional high-speed serial links compliant with Intel's Light Peak specification. Use Value: Meets ±15 kV IEC 61000-4-2 requirements without degrading signal rise/fall times due to 0.3 pF loading. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ESD7104MUTAG | Same electrical specs; UDFN10 (Case 517BB) package instead of WDFNW10; no wettable flanks | Lacks AOI support; requires X-ray or cross-section for solder joint verification | Select when AOI is not required and UDFN10 footprint is already established |
| NUP4114MR6T2G | Higher capacitance (0.8 pF), lower ESD rating (±12 kV), different pinout (4-channel, non-flow-through) | Not suitable for >3 Gb/s links; incompatible PCB layout due to non-linear pin assignment | Consider only for cost-sensitive, lower-speed applications where 0.8 pF loading is acceptable |
Compared with ESD7104MUTAG and NUP4114MR6T2G, the SZESD7104MTWTAG uniquely combines wettable flank inspection capability, flow-through routing, and 0.3 pF capacitance-making it the only option qualified for production-grade USB 3.0, HDMI 1.4, and eSATA 3.0 interfaces requiring both high-speed performance and automated manufacturing verification.
Availability
SZESD7104MTWTAG is available at Aetrix Electronics and suitable for USB 3.0 interface protection, HDMI 1.4 data line safeguarding, and eSATA 3.0 external storage applications requiring stable component supply across automotive, industrial, and consumer electronics programs.
Supply support for SZESD7104MTWTAG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient power, analog, sensor, and connectivity solutions for automotive, industrial, cloud, medical, and IoT applications.
The SZESD7104MTWTAG belongs to onsemi's ESD7104 family of ultra-low-capacitance TVS diodes, engineered specifically to protect high-speed serial interfaces from electrostatic discharge without compromising signal integrity.
FAQ
What is the package type and dimensions of the SZESD7104MTWTAG?
The SZESD7104MTWTAG uses the WDFNW10 package (Case 515AH), measuring 2.5 mm × 1.0 mm with 0.5 mm lead pitch. Its wettable flank terminals enable automated optical inspection of solder joints-a critical requirement for high-reliability automotive and industrial PCB assembly lines where the SZESD7104MTWTAG is commonly deployed.
Does the SZESD7104MTWTAG meet automotive qualification standards?
Yes, the SZESD7104MTWTAG is AEC-Q101 qualified and PPAP capable. The "SZ" prefix explicitly denotes automotive-grade manufacturing controls, including unique site and change management protocols. This makes the SZESD7104MTWTAG suitable for use in infotainment systems, ADAS camera links, and other automotive electronics where ESD robustness and long-term reliability are mandatory.
What is the maximum clamping voltage of the SZESD7104MTWTAG under IEC 61000-4-2 testing?
Under IEC 61000-4-2 ±8 kV contact discharge, the SZESD7104MTWTAG exhibits clamping voltages shown in Figures 1 and 2 of its datasheet-typically below 12 V peak. At ±16 A TLP current, clamping reaches 19.5 V max, ensuring downstream 5 V-tolerant PHY circuits remain within safe operating limits during real-world ESD events.
Can the SZESD7104MTWTAG be used for Thunderbolt™ interface protection?
Yes, the SZESD7104MTWTAG is explicitly cited in its datasheet for Thunderbolt™ (Light Peak) applications. Its 0.3 pF capacitance, flow-through pinout, and ±15 kV IEC 61000-4-2 rating make it compatible with Thunderbolt™ 1/2 differential signaling, supporting both PCIe and DisplayPort tunneling protocols without signal degradation at multi-gigabit speeds.
How does the flow-through pinout of the SZESD7104MTWTAG benefit PCB layout?
The SZESD7104MTWTAG's flow-through pinout (I/O–GND–I/O–GND–I/O–GND–I/O–GND–N/C–N/C) allows straight-through routing of differential pairs-enabling matched trace lengths, consistent characteristic impedance, and minimized skew. This layout advantage is essential for maintaining signal integrity on USB 3.0, HDMI, and eSATA interfaces, as confirmed by eye diagram measurements in the SZESD7104MTWTAG datasheet (Figures 10–12).
SZESD7104MTWTAG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- 10-WFDFN
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 4
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5V (Max)
- Voltage - Breakdown (Min):
- 5.5V
- Voltage - Clamping (Max) @ Ipp:
- 10V
- Current - Peak Pulse (10/1000µs):
- 1A (8/20µs)
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- HDMI, USB
- Capacitance @ Frequency:
- 0.3pF @ 1MHz
- Operating Temperature:
- -55°C ~ 125°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-WDFNW (2.5x1)
SZESD7104MTWTAG FAQ
1.How can I place an order for SZESD7104MTWTAG through Aetrix?
Please submit a Request for Quotation (RFQ) for SZESD7104MTWTAG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SZESD7104MTWTAG reliable?
The price and inventory of SZESD7104MTWTAG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SZESD7104MTWTAG is usually 5 days.
3.What payment methods are accepted for SZESD7104MTWTAG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SZESD7104MTWTAG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SZESD7104MTWTAG?
SZESD7104MTWTAG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SZESD7104MTWTAG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SZESD7104MTWTAG?
For technical support, including SZESD7104MTWTAG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SZESD7104MTWTAG requirements.
6.How does Aetrix verify that SZESD7104MTWTAG is sourced from the original manufacturer or authorized distributors?
All SZESD7104MTWTAG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SZESD7104MTWTAG meets industry standards.
7.What is the process for return or replacement of SZESD7104MTWTAG?
All SZESD7104MTWTAG units undergo pre-shipment inspection (PSI). If there is an issue with SZESD7104MTWTAG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SZESD7104MTWTAG part is unused and in its original packaging.
Return procedure for SZESD7104MTWTAG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SZESD7104MTWTAG Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
