My Inquiry
My Account
onsemi SZESD7205WTT1G
- Part No.:
- SZESD7205WTT1G
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- SC-70, SOT-323
- Datasheet:
-
SZESD7205WTT1G.pdf
- Description:
- TVS DIODE 5VWM 12.5VC SC70-3
- Quantity:
- Payment:
- Shipping:
Inventory:15,347
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SZESD7205WTT1G from onsemi is a unidirectional ESD protection diode array in SOT-323 (SC-70) package, designed for high-speed differential data lines including automotive Ethernet (100BASE-T1), LVDS, and USB 2.0/3.0. It delivers 0.47 pF typical I/O-to-GND capacitance, 12 V typical clamping voltage at ±16 A TLP, and 5.0 V working peak reverse voltage - enabling robust ESD protection without signal integrity degradation.
For engineers reviewing the SZESD7205WTT1G datasheet, pinout, applications, or equivalent options, key selection criteria include ultra-low capacitance matching (<10% inter-channel variation), AEC-Q101 qualification for automotive use, IEC 61000-4-2 Level 4 (±25 kV air/±25 kV contact) compliance, and flow-through layout compatibility with matched trace length requirements.
Technical Context
The SZESD7205WTT1G integrates two matched unidirectional ESD protection diodes in a single SOT-323 package, each configured anode-to-GND to clamp positive transients while blocking normal operating voltage. Its low 0.47 pF capacitance and <10% capacitance matching between channels preserve signal integrity on high-speed differential pairs up to 5 GHz bandwidth.
It operates across −55°C to +150°C junction temperature range and meets ISO 10605 (±20–30 kV) and IEC 61000-4-2 Level 4 (±25 kV) ESD standards. Clamping behavior is characterized via TLP testing (Z₀ = 50 Ω, tₚ = 100 ns), yielding 12.5 V max clamping at +16 A and −8.0 V at −16 A.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Capacitance (I/O to GND) | 0.47 pF typical - minimizes signal distortion on >1 Gbps differential links like 100BASE-T1. |
| Clamping Voltage (TLP) | 12.5 V max at +16 A - limits transient overvoltage to safe levels for 3.3 V/5 V interface ICs. |
| Working Peak Reverse Voltage | 5.0 V - supports DC biasing of automotive Ethernet and LVDS receivers without leakage. |
| ESD Rating (IEC 61000-4-2) | ±25 kV contact / ±25 kV air - exceeds Level 4 immunity requirement for automotive infotainment and ADAS modules. |
| Junction Temperature Range | −55°C to +150°C - qualified for under-hood and camera module environments per AEC-Q101. |
| Capacitance Matching | ≤10% deviation between I/O1–GND and I/O2–GND - maintains common-mode rejection in differential signaling. |
Pinout & Package
SOT-323 (SC-70) package: 3-pin, surface-mount, flow-through configuration with 0.65 mm pitch; dimensions 2.0 × 1.25 × 0.95 mm (L × W × H); RoHS-compliant, Pb-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | Anode (Channel 1) | Connects to protected I/O line 1; conducts during positive ESD events to shunt current to GND. |
| Pin 2 | Cathode (Common GND) | Shared ground reference for both protection channels; must be low-inductance connection to system GND plane. |
| Pin 3 | Anode (Channel 2) | Connects to protected I/O line 2; enables symmetrical protection of differential pair with matched layout. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low capacitance | 0.47 pF typical ensures minimal insertion loss and return loss degradation on 100BASE-T1 and LVDS traces. |
| Matched diode capacitance | <10% inter-channel variation preserves common-mode noise rejection in differential signaling paths. |
| AEC-Q101 qualification | Validated for automotive applications including camera links and domain controllers requiring PPAP support. |
| Flow-through pinout | Pins 1 and 3 aligned on opposite sides of Pin 2 enable straight PCB routing with equal trace lengths for impedance control. |
| IEC 61000-4-2 Level 4 compliance | ±25 kV contact discharge rating meets OEM requirements for exposed connectors in vehicle exterior modules. |
Applications
| Automotive Ethernet (100BASE-T1) | LVDS Camera Interface |
|---|---|
Use Scenario: Protecting bidirectional 100 Mbps automotive Ethernet PHY interfaces in rear-view or surround-view camera modules. IC Role / Device Role / Timing Role: Unidirectional ESD clamp on each differential pair (TX+/TX−, RX+/RX−) referenced to chassis GND. Use Value: Prevents latch-up or gate oxide damage in Ethernet transceivers during connector hot-plug or cable discharge events. |
Use Scenario: Shielding LVDS video links between image sensor and SoC in ADAS vision systems operating at 1+ Gbps. IC Role / Device Role / Timing Role: Low-capacitance transient suppressor placed adjacent to LVDS receiver inputs to maintain signal rise/fall time integrity. Use Value: Enables 5 GHz small-signal bandwidth preservation while meeting ISO 10605 ±30 kV contact ESD immunity. |
| USB 2.0 Automotive Link | High-Speed Differential Pairs |
Use Scenario: ESD hardening of USB 2.0 D+/D− lines in vehicle infotainment head units with external USB ports. IC Role / Device Role / Timing Role: Dual-channel unidirectional TVS diode array providing symmetric clamping without affecting 480 Mbps data eye. Use Value: Maintains USB eye diagram mask compliance under ±15 kV ESD stress per IEC 61000-4-2. |
Use Scenario: Signal integrity-preserving ESD protection for MIPI D-PHY, eDP, or PCIe Gen1 differential lanes in telematics gateways. IC Role / Device Role / Timing Role: Matched-capacitance dual-diode array minimizing skew between complementary signals. Use Value: Reduces inter-pair skew to <1 ps, supporting timing-critical high-speed serial protocols. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ESD7205DT5G | Same die, but in SOT-723 package (1.20 × 0.80 mm vs. SOT-323's 2.0 × 1.25 mm); 0.34 pF typical capacitance - slightly lower than SZESD7205WTT1G's 0.47 pF. | Preferred for space-constrained layouts where smaller footprint outweighs need for flow-through routing symmetry. | Select ESD7205DT5G when board area is critical and matched trace lengths are less essential than capacitance minimization. |
| SZESD7204WTT1G | Bidirectional variant (±5.0 V VRWM); same SOT-323 package; 0.55 pF typical capacitance; clamps both polarities but with higher leakage at DC bias. | Suitable for AC-coupled or floating differential lines where negative transients require suppression without external biasing. | Choose SZESD7204WTT1G only when bidirectional protection is required - not a drop-in replacement due to different conduction behavior. |
Compared with ESD7205DT5G and SZESD7204WTT1G, the SZESD7205WTT1G uniquely balances unidirectional clamping performance, flow-through layout support, and AEC-Q101 qualification - making it optimal for automotive Ethernet and LVDS where polarity-aware protection and PCB routing symmetry are mandatory.
Availability
SZESD7205WTT1G is available at Aetrix Electronics and suitable for automotive camera modules, in-vehicle networking systems, and industrial LVDS video transmission requiring stable component supply, long-term lifecycle assurance, and AEC-Q101-compliant sourcing.
Supply support for SZESD7205WTT1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics, delivering power management, analog, sensing, and connectivity solutions for automotive, industrial, and cloud infrastructure markets.
The SZESD7205WTT1G belongs to onsemi's ESD7205 family of ultra-low-capacitance protection arrays, engineered specifically for high-speed automotive data buses including OPEN Alliance BroadR-Reach and IEEE 100BASE-T1.
FAQ
What is the primary function of the SZESD7205WTT1G?
The SZESD7205WTT1G is a unidirectional ESD protection diode array designed to safeguard high-speed differential data lines - such as those used in automotive Ethernet (100BASE-T1) and LVDS interfaces - from electrostatic discharge events. It provides low-clamping-voltage transient suppression while maintaining signal integrity through ultra-low capacitance (0.47 pF) and matched channel characteristics. The SZESD7205WTT1G achieves this using a dual-anode-to-GND configuration in a compact SOT-323 package.
Is the SZESD7205WTT1G qualified for automotive applications?
Yes, the SZESD7205WTT1G is AEC-Q101 qualified and PPAP capable, confirming its suitability for automotive environments including under-hood and camera module applications. It operates across −55°C to +150°C junction temperature and meets stringent ESD immunity standards including IEC 61000-4-2 Level 4 (±25 kV contact/air) and ISO 10605 (±20–30 kV). The "SZ" prefix explicitly denotes automotive-grade manufacturing controls and site-specific change management.
What package type does the SZESD7205WTT1G use, and why is it important?
The SZESD7205WTT1G uses the SOT-323 (SC-70) package - a 3-pin, surface-mount, flow-through configuration measuring 2.0 × 1.25 × 0.95 mm. This layout places Pin 1 (Anode 1) and Pin 3 (Anode 2) on opposite sides of Pin 2 (common cathode/GND), enabling straight PCB routing with matched trace lengths. That symmetry is critical for preserving differential impedance and common-mode rejection in high-speed links like 100BASE-T1 and LVDS - a key advantage over non-flow-through alternatives.
How does the SZESD7205WTT1G compare to bidirectional ESD protection devices?
The SZESD7205WTT1G is unidirectional (anode-to-GND), offering lower leakage current and tighter capacitance control than bidirectional variants like SZESD7204WTT1G. Its 5.0 V VRWM allows direct placement on 3.3 V or 5 V biased lines without forward conduction during normal operation. Bidirectional parts clamp both polarities but exhibit higher capacitance (0.55 pF) and greater DC leakage - making the SZESD7205WTT1G preferable for DC-biased, polarity-defined interfaces where signal fidelity and low standby current are priorities.
What are the key electrical parameters that define the ESD protection capability of the SZESD7205WTT1G?
Key ESD protection parameters for the SZESD7205WTT1G include: 0.47 pF typical I/O-to-GND capacitance (ensuring minimal signal loading), 12.5 V maximum clamping voltage at +16 A TLP current (limiting transient overvoltage), ±25 kV IEC 61000-4-2 contact discharge rating (exceeding Level 4), and ≤10% capacitance matching between channels (preserving differential balance). These values are measured per ANSI/ESD STM5.5.1 TLP methodology and validated across the full −55°C to +150°C operating range.
SZESD7205WTT1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- SC-70, SOT-323
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5V (Max)
- Voltage - Breakdown (Min):
- 5.2V
- Voltage - Clamping (Max) @ Ipp:
- 12.5V (Typ)
- Current - Peak Pulse (10/1000µs):
- 12A
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- -
- Capacitance @ Frequency:
- 0.4pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-70-3 (SOT323)
SZESD7205WTT1G FAQ
1.How can I place an order for SZESD7205WTT1G through Aetrix?
Please submit a Request for Quotation (RFQ) for SZESD7205WTT1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SZESD7205WTT1G reliable?
The price and inventory of SZESD7205WTT1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SZESD7205WTT1G is usually 5 days.
3.What payment methods are accepted for SZESD7205WTT1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SZESD7205WTT1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SZESD7205WTT1G?
SZESD7205WTT1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SZESD7205WTT1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SZESD7205WTT1G?
For technical support, including SZESD7205WTT1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SZESD7205WTT1G requirements.
6.How does Aetrix verify that SZESD7205WTT1G is sourced from the original manufacturer or authorized distributors?
All SZESD7205WTT1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SZESD7205WTT1G meets industry standards.
7.What is the process for return or replacement of SZESD7205WTT1G?
All SZESD7205WTT1G units undergo pre-shipment inspection (PSI). If there is an issue with SZESD7205WTT1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SZESD7205WTT1G part is unused and in its original packaging.
Return procedure for SZESD7205WTT1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SZESD7205WTT1G Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
