onsemi SZESD8704MUTAG
- Part No.:
- SZESD8704MUTAG
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- -
- Datasheet:
-
SZESD8704MUTAG.pdf
- Description:
- DIODE
- Quantity:
- Payment:

- Shipping:

Inventory:2,008
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SZESD8704MUTAG from onsemi is an ultra-low-capacitance ESD protection diode array designed for high-speed differential data lines including USB 3.0/3.1 and DisplayPort. It delivers 0.30 pF typical junction capacitance at 1 MHz, ±30 kV IEC 61000−4−2 contact ESD protection, and 4.7 V clamping voltage at 8 A TLP, enabling signal integrity preservation in 5–10 Gb/s interfaces.
For engineers reviewing the SZESD8704MUTAG datasheet, pinout, applications, or equivalent options, key selection criteria include low dynamic resistance (0.30 Ω), latch-up-free operation in USB 3.0/3.1 and DisplayPort, wettable flank UDFN10 package compatibility with AOI, and verified 5.0 V breakdown voltage per I/O-to-GND path.
Technical Context
The SZESD8704MUTAG uses a snap-back SCR structure optimized for high-speed serial interfaces, with clamping behavior characterized via TLP testing at 8 A and 16 A pulses. Its flow-through UDFN10 layout supports matched trace routing for differential pairs while minimizing parasitic inductance.
It operates across −55 °C to +125 °C junction temperature, meets AEC-Q101 for automotive use, and features Pb-free, halogen-free construction compliant with RoHS. The device is rated for ±30 kV IEC 61000−4−2 contact discharge and exhibits no latch-up in USB 3.0/3.1 or DisplayPort applications when placed per recommended layout guidelines.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Capacitance (I/O–GND) | 0.30 pF typ @ 1 MHz - preserves 5–10 Gb/s eye opening and minimizes signal distortion |
| Clamping Voltage | 4.7 V @ 8 A TLP - limits transient overvoltage to protect sensitive 3.3 V I/O receivers |
| Breakdown Voltage | 5.0–6.0 V @ 1 mA - ensures reliable turn-on before IC damage threshold |
| ESD Rating | ±30 kV contact per IEC 61000−4−2 Level 4 - exceeds system-level immunity requirements |
| Dynamic Resistance | 0.30 Ω (I/O→GND) - enables fast energy dissipation with minimal voltage overshoot |
| Operating Temp Range | −55 °C to +125 °C - supports automotive under-hood and industrial ambient conditions |
| Package | UDFN10 (2.5 × 1.0 mm, 0.5 mm pitch) - enables compact, AOI-compatible PCB layout |
Pinout & Package
UDFN10 package (Case 517BB), 2.5 mm × 1.0 mm footprint, 0.5 mm lead pitch, wettable flank terminals for automated optical inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 4, 5 | I/O (Data Line) | Four independent ESD-protected I/O channels for differential pair protection (e.g., TX+/TX−, RX+/RX−) |
| 3, 8 | GND | Common ground connection - minimum one required; dual GND pins reduce return path inductance |
| 6, 7, 9, 10 | N/C | No internal connection - left unconnected; no routing or termination needed |
Key Features
| Feature | Design Value |
|---|---|
| Latch-up free in USB 3.0/3.1 | Validated via load-line analysis and layout-guided placement - eliminates risk of destructive DC latch-up during normal operation |
| Flow-through signal path | Linear I/O–I/O pin arrangement enables matched-length differential trace routing without vias or bends |
| Wettable flank terminals | Side-wettable leads support automated optical inspection (AOI) for solder joint quality verification in high-volume SMT |
| AEC-Q101 qualified | Qualified for automotive applications including infotainment and ADAS data links requiring robust ESD survivability |
| Ultra-low 0.30 pF capacitance | Measured between I/O and GND at 1 MHz - maintains >90% eye height at 10 Gb/s per USB 3.1 compliance testing |
Applications
| USB 3.1 Gen 2 Interface | eSATA Interface |
|---|---|
Use Scenario: Protecting 10 Gb/s differential TX/RX lanes in laptop docking stations and external storage enclosures. IC Role / Device Role / Timing Role: ESD transient suppressor placed between AC coupling capacitors and Type-A/B connectors. Use Value: Maintains <0.1 dB insertion loss at 5 GHz fundamental frequency and preserves 10 Gb/s eye diagram integrity per Figure 12. | Use Scenario: Safeguarding eSATA data lines in industrial RAID controllers exposed to frequent hot-plug events. IC Role / Device Role / Timing Role: Bidirectional clamping diode array shunting ESD transients to GND before reaching SATA PHY. Use Value: Delivers ±30 kV contact ESD immunity while adding <0.05 UI jitter to 3 Gb/s signals per compliance testing. |
| DisplayPort 1.4 Link | Automotive Infotainment Link |
Use Scenario: Protecting DP++ source ports in monitors and docking hubs handling 8.1 Gb/s HBR3 signaling. IC Role / Device Role / Timing Role: Four-channel ESD clamp on main link lanes (CH0–CH3), placed adjacent to connector. Use Value: Enables full compliance with VESA DP 1.4 electrical specs due to sub-0.35 pF capacitance at 2.5 GHz. | Use Scenario: Securing USB 3.0 data paths in automotive head units connected to rear-seat entertainment systems. IC Role / Device Role / Timing Role: AEC-Q101-qualified ESD array on high-speed media bridge interfaces operating at −40 °C to +105 °C. Use Value: Guarantees latch-up immunity and <5.0 V clamping under ISO 10605 pulse conditions per automotive EMC requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ESD8006MUTAG | 0.35 pF capacitance, 5.5 V breakdown, same UDFN10 package | Optimized for DisplayPort and USB 3.0 with identical latch-up behavior | Select when higher breakdown margin is required without sacrificing layout compatibility |
| TPD4E05U06DQAR | 0.50 pF capacitance, 5.5 V breakdown, 6-pin X2SON package | Offers four-channel protection in smaller 1.0 × 1.0 mm footprint but higher capacitance | Choose for space-constrained designs where 0.2 pF extra capacitance is acceptable for 5 Gb/s use cases |
Compared with ESD8006MUTAG and TPD4E05U06DQAR, SZESD8704MUTAG provides the lowest measured capacitance (0.30 pF) and tightest clamping (4.7 V @ 8 A), making it optimal for 10 Gb/s USB 3.1 Gen 2 and HBR3 DisplayPort where signal fidelity is critical.
Availability
SZESD8704MUTAG is available at Aetrix Electronics and suitable for USB 3.1 Gen 2 interface protection, automotive infotainment data links, and DisplayPort 1.4 applications requiring stable component supply, long-term lifecycle support, and AEC-Q101-compliant sourcing.
Supply support for SZESD8704MUTAG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
SZESD8704MUTAG belongs to the ESD8000 series of ultra-low-capacitance SCR-based protection devices, engineered specifically for high-speed serial interfaces where signal integrity and latch-up immunity are non-negotiable design requirements.
FAQ
What is the maximum clamping voltage of SZESD8704MUTAG under IEC 61000−4−2 contact discharge?
The SZESD8704MUTAG does not specify a single maximum clamping voltage for IEC 61000−4−2 contact discharge in its datasheet; instead, it provides oscilloscope waveforms (Figures 1–2) showing clamping below 12 V for ±8 kV events. Its TLP-derived clamping is 4.7 V at 8 A and 6.6 V at 16 A, which correlates to robust protection for 3.3 V I/O rails. This performance is confirmed in the Electrical Characteristics table and Figure 5–6 I–V curves for SZESD8704MUTAG.
Is SZESD8704MUTAG suitable for HDMI 2.0 applications?
No, SZESD8704MUTAG is not recommended for HDMI 2.0 applications. The datasheet explicitly states potential latch-up in HDMI 1.4/1.3a TMDS interfaces due to load-line intersection characteristics of its SCR structure. For HDMI, onsemi recommends ESD8104 or ESD8040 - devices validated for latch-up-free operation. SZESD8704MUTAG is qualified only for USB 2.0/3.0/3.1, DisplayPort, and eSATA per Table 1 and latch-up analysis on page 8.
What is the meaning of "SZ" prefix in SZESD8704MUTAG?
The "SZ" prefix in SZESD8704MUTAG denotes automotive-grade qualification and unique site/control change requirements. It signifies AEC-Q101 qualification, PPAP capability, and manufacturing traceability aligned with automotive quality standards. This distinguishes SZESD8704MUTAG from the commercial-grade ESD8704MUTAG variant, though both share identical electrical specs and UDFN10 packaging. All SZESD8704MUTAG units meet the same 0.30 pF capacitance and ±30 kV ESD rating.
Does SZESD8704MUTAG require external biasing or control signals?
No, SZESD8704MUTAG is a passive, bidirectional ESD protection diode array requiring no external biasing, control signals, or power supply. It operates solely through avalanche and snap-back conduction between I/O pins and GND. Its SCR-based structure triggers automatically during ESD transients above ~5 V, clamping excess energy to ground without any active circuitry - a key feature confirmed in the Functional Description and Latch-Up Considerations sections of the SZESD8704MUTAG datasheet.
How does the UDFN10 package of SZESD8704MUTAG support high-speed layout?
The UDFN10 package of SZESD8704MUTAG features a flow-through pinout (Pins 1–2–4–5 as I/O, Pins 3/8 as GND) that enables straight, symmetric trace routing for differential pairs - critical for maintaining 90 Ω differential impedance and minimizing skew. Its 2.5 × 1.0 mm footprint and wettable flanks allow for AOI-verified solder joints and reduced parasitic inductance versus larger packages. This layout advantage is documented in Figure 14 and the PCB Layout Guidelines section specific to SZESD8704MUTAG.
SZESD8704MUTAG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- -
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- -
- Unidirectional Channels:
- -
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- -
- Voltage - Breakdown (Min):
- -
- Voltage - Clamping (Max) @ Ipp:
- -
- Current - Peak Pulse (10/1000µs):
- -
- Power - Peak Pulse:
- -
- Power Line Protection:
- -
- Applications:
- -
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- -
- Supplier Device Package:
- -
SZESD8704MUTAG FAQ
1.How can I place an order for SZESD8704MUTAG through Aetrix?
Please submit a Request for Quotation (RFQ) for SZESD8704MUTAG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SZESD8704MUTAG reliable?
The price and inventory of SZESD8704MUTAG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SZESD8704MUTAG is usually 5 days.
3.What payment methods are accepted for SZESD8704MUTAG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SZESD8704MUTAG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SZESD8704MUTAG?
SZESD8704MUTAG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SZESD8704MUTAG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SZESD8704MUTAG?
For technical support, including SZESD8704MUTAG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SZESD8704MUTAG requirements.
6.How does Aetrix verify that SZESD8704MUTAG is sourced from the original manufacturer or authorized distributors?
All SZESD8704MUTAG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SZESD8704MUTAG meets industry standards.
7.What is the process for return or replacement of SZESD8704MUTAG?
All SZESD8704MUTAG units undergo pre-shipment inspection (PSI). If there is an issue with SZESD8704MUTAG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SZESD8704MUTAG part is unused and in its original packaging.
Return procedure for SZESD8704MUTAG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SZESD8704MUTAG Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

