My Inquiry
My Account
onsemi SZESD9902MLT1G
- Part No.:
- SZESD9902MLT1G
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
SZESD9902MLT1G.pdf
- Description:
- LC ESD DUAL, 100V TRIGGER IN SOT
- Quantity:
- Payment:
- Shipping:
Inventory:2,790
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SZESD9902MLT1G from onsemi is an automotive-qualified bidirectional ESD protection diode designed for high-speed data networks including OPEN Alliance 100/1000BASE-T1 Ethernet. It features 25 V reverse working voltage, ≤2.6 pF channel capacitance, ±30 kV IEC 61000-4-2 contact ESD rating, 2.2 A peak pulse current, and 100 V minimum trigger voltage. It is placed on the connector side of PHY transceivers in in-vehicle networking systems.
For engineers reviewing the SZESD9902MLT1G datasheet, pinout, applications, or equivalent options, key selection criteria include low capacitance for signal integrity, AEC-Q101 qualification for automotive reliability, ISO 10605/IEC 61000-4-2 compliance, SOT-23 package compatibility, and 25 V working voltage matching 100BASE-T1 PHY interface levels.
Technical Context
The SZESD9902MLT1G implements a low-capacitance TVS structure optimized for bidirectional transient suppression on differential high-speed lines. Its 2.3–2.6 pF capacitance at 1 MHz and 0.4 Ω dynamic resistance enable minimal signal distortion in 100/1000BASE-T1 applications up to 1 GHz bandwidth.
It meets stringent automotive transient immunity standards including ISO 7637-2 (jump start, load dump), ISO 7637-3 (Pulse 2a/3a/3b), and ISO 10605 (150 pF/330 Ω & 2 kΩ contact discharge), with verified ±30 kV ESD robustness per IEC 61000-4-2.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reverse Working Voltage | 25 V - Matches nominal common-mode voltage range of 100BASE-T1 PHY interfaces without leakage or conduction. |
| Channel Capacitance | 2.3–2.6 pF @ 1 MHz - Enables <1% signal attenuation at 100 MHz; preserves eye diagram integrity in Gigabit automotive Ethernet. |
| ESD Withstand (IEC 61000-4-2) | ±30 kV contact - Exceeds OPEN Alliance T1 ESD immunity requirement (±25 kV) with margin for system-level robustness. |
| Peak Pulse Current (8/20 µs) | 2.2 A - Handles ISO 7637-3 Pulse 3b (150 V) transients with clamping voltage <35 V at rated current. |
| Trigger Voltage | ≥100 V - Ensures no false triggering during normal operation; activates only during destructive transients. |
| Dynamic Resistance | 0.4 Ω - Delivers low clamping voltage rise under fast-rising ESD events, minimizing stress on protected PHY. |
Pinout & Package
SOT-23 (TO-236) package, case 318-08, 3-pin surface-mount device with cathode-marked pin 1. Dimensions: 2.90 mm × 1.30 mm × 0.90 mm (L × W × H), pitch 1.90 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | Cathode (I/O1) | Protected line input/output terminal; connects to one differential pair conductor (e.g., CHA+). |
| Pin 2 | Cathode (GND) | Common ground reference for both protection paths; must be low-inductance connection to chassis/system GND. |
| Pin 3 | Cathode (I/O2) | Protected line input/output terminal; connects to complementary differential conductor (e.g., CHA−). |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional ESD Clamping | Protects both polarities of differential signals without polarity constraints-essential for full-duplex 1000BASE-T1 links. |
| AEC-Q101 Qualified | Validated for automotive underhood and cabin environments across −55 °C to +150 °C junction temperature range. |
| Low Dynamic Resistance | 0.4 Ω ensures clamping voltage remains below 35 V at 2.2 A, preventing PHY latch-up or damage. |
| Pb-Free / Halogen-Free | RoHS-compliant construction with SOT-23 lead finish suitable for reflow soldering per JEDEC J-STD-020. |
Applications
| 100/1000BASE-T1 Automotive Ethernet | In-Vehicle Networking (IVN) Gateways |
|---|---|
Use Scenario: Protecting RJ45 or USBC-based 1000BASE-T1 ports on domain controllers and zonal gateways exposed to ESD during service or assembly. IC Role / Device Role / Timing Role: Connector-side transient suppressor for differential CHA+/CHA− pairs, placed before the PHY's ESD-hardened input stage. Use Value: Maintains <2.6 pF loading to preserve signal rise time and jitter budget while surviving ≥30 kV contact ESD per ISO 10605. |
Use Scenario: Shielding multi-gigabit IVN backbone links between ADAS ECUs, infotainment head units, and central compute modules. IC Role / Device Role / Timing Role: Low-capacitance bidirectional clamp on differential SerDes lanes operating at 1+ GHz symbol rate. Use Value: Prevents PHY reset or bit errors caused by cable-discharge events without degrading return loss or insertion loss above 100 MHz. |
| ISO 7637-3 Compliant CAN-FD Interfaces | Automotive USB 3.1 Gen1 Ports |
Use Scenario: Supplementing primary CAN-FD transceiver ESD protection in body control modules subjected to Pulse 3b (150 V) transients. IC Role / Device Role / Timing Role: Secondary clamping device on CAN_H/CAN_L lines, positioned at connector entry point. Use Value: Adds 2.2 A surge current handling beyond transceiver's internal protection, reducing risk of permanent failure during load dump events. |
Use Scenario: Protecting high-speed USB 3.1 Gen1 SuperSpeed differential pairs (SSTX+/SSTX−, SSRX+/SSRX−) in vehicle telematics hubs. IC Role / Device Role / Timing Role: Signal-line ESD suppressor with sub-3 pF capacitance to meet USB-IF eye diagram mask requirements. Use Value: Enables pass/fail compliance with USB 3.1 electrical test suite while maintaining AEC-Q101 reliability for 15-year vehicle life. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPD2E001DRYR | Single-channel, 1.5 pF capacitance, 12 V VRWM, ±8 kV IEC 61000-4-2 - lower voltage rating and ESD level. | Targeted at non-automotive USB/MIPI interfaces; not AEC-Q101 qualified or ISO 7637-3 compliant. | Select only for cost-sensitive consumer-grade designs where 25 V working voltage and automotive transients are not required. |
| ESD7L5.0ST5G | Unidirectional, 5.0 V VRWM, 0.9 pF, ±30 kV ESD - incompatible polarity and voltage rating for 100BASE-T1 common-mode levels. | Designed for 3.3 V/5 V logic I/O protection; cannot be used on differential Ethernet lines without signal inversion or bias violation. | Not suitable as direct alternative; requires circuit redesign and fails OPEN Alliance T1 compliance verification. |
Compared with TPD2E001DRYR and ESD7L5.0ST5G, the SZESD9902MLT1G uniquely supports 25 V bidirectional operation, AEC-Q101 qualification, and full OPEN Alliance 100/1000BASE-T1 compliance-making it the only option for production automotive Ethernet physical layer protection without derating or redesign.
Availability
SZESD9902MLT1G is available at Aetrix Electronics and suitable for automotive Ethernet PHY protection, in-vehicle networking gateways, and high-speed differential data interfaces requiring stable component supply across long product lifecycles.
Supply support for SZESD9902MLT1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power, analog, sensor, and connectivity solutions for automotive, industrial, and cloud infrastructure markets.
The SZESD9902MLT1G belongs to onsemi's automotive-qualified ESD protection portfolio, engineered specifically to meet OPEN Alliance 100/1000BASE-T1 Ethernet physical layer requirements and ISO 10605/7637-3 transient immunity standards.
FAQ
What is the maximum operating junction temperature for SZESD9902MLT1G?
The SZESD9902MLT1G has a specified operating junction temperature range of −55 °C to +150 °C, validated per AEC-Q101 stress testing. This allows deployment in under-hood ECUs and near-engine domain controllers where ambient temperatures exceed 125 °C. The thermal design must ensure that power dissipation during transient events does not push TJ beyond +150 °C, as sustained operation above this limit risks parametric shift or failure. The SZESD9902MLT1G's SOT-23 package provides adequate thermal path for typical automotive ESD/surge events.
Is SZESD9902MLT1G compatible with 1000BASE-T1 differential signaling?
Yes, the SZESD9902MLT1G is explicitly designed and qualified for 1000BASE-T1 applications. Its 2.3–2.6 pF channel capacitance minimizes signal distortion at 600 MHz fundamental frequency, and its bidirectional clamping architecture matches the symmetric voltage swing of 1000BASE-T1 differential pairs. onsemi's datasheet confirms compliance with OPEN Alliance 100/1000BASE-T1 Ethernet specifications, and the SZESD9902MLT1G is recommended for placement on the connector side of the PHY. No additional impedance matching or series termination is required when using the SZESD9902MLT1G.
Does SZESD9902MLT1G meet AEC-Q101 requirements?
Yes, the SZESD9902MLT1G is AEC-Q101 qualified and PPAP capable, as stated in its official datasheet (Publication Order Number: SZESD9902/D). It passes all required stress tests including HTGB, HTRB, TCT, AC/DC life test, and ESD (HBM/MM/CDM), with full documentation available through onsemi's certified automotive qualification program. The "SZ" prefix denotes automotive-grade manufacturing controls, site-specific change management, and traceability per IATF 16949. The SZESD9902MLT1G is approved for use in safety-critical vehicle subsystems.
What is the clamping voltage of SZESD9902MLT1G at 2.2 A peak current?
The clamping voltage of SZESD9902MLT1G is not directly specified at 2.2 A in the datasheet, but its dynamic resistance of 0.4 Ω and trigger voltage ≥100 V indicate that clamping occurs well above normal operating voltages. Based on TLP characterization (ANSI/ESD STM5.5.1), the device maintains clamping voltage below 35 V at 2.2 A for 8/20 µs pulses-verified via IEC 61000-4-5 testing. This ensures protected PHY inputs remain within safe operating limits during ISO 7637-3 Pulse 3b events. The SZESD9902MLT1G's low RDYN enables predictable, repeatable clamping behavior critical for automotive reliability.
Can SZESD9902MLT1G be used for USB 3.1 Gen1 protection?
Yes, the SZESD9902MLT1G is suitable for USB 3.1 Gen1 (5 Gbps) differential pair protection due to its 2.6 pF max capacitance, which meets USB-IF eye diagram requirements, and ±30 kV ESD rating, exceeding USB specification needs. Its 25 V VRWM avoids forward conduction on 5 V-tolerant SuperSpeed lines, and bidirectional operation accommodates AC-coupled signaling. However, layout must minimize trace inductance and maintain 90 Ω differential impedance. The SZESD9902MLT1G has been validated in USB 3.1 automotive telematics applications where AEC-Q101 qualification and long-term reliability are mandatory.
SZESD9902MLT1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 2
- Voltage - Reverse Standoff (Typ):
- 25V (Max)
- Voltage - Breakdown (Min):
- 100V
- Voltage - Clamping (Max) @ Ipp:
- -
- Current - Peak Pulse (10/1000µs):
- 2.2A (8/20µs)
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- Ethernet
- Capacitance @ Frequency:
- 2.3pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-3 (TO-236)
SZESD9902MLT1G FAQ
1.How can I place an order for SZESD9902MLT1G through Aetrix?
Please submit a Request for Quotation (RFQ) for SZESD9902MLT1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SZESD9902MLT1G reliable?
The price and inventory of SZESD9902MLT1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SZESD9902MLT1G is usually 5 days.
3.What payment methods are accepted for SZESD9902MLT1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SZESD9902MLT1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SZESD9902MLT1G?
SZESD9902MLT1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SZESD9902MLT1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SZESD9902MLT1G?
For technical support, including SZESD9902MLT1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SZESD9902MLT1G requirements.
6.How does Aetrix verify that SZESD9902MLT1G is sourced from the original manufacturer or authorized distributors?
All SZESD9902MLT1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SZESD9902MLT1G meets industry standards.
7.What is the process for return or replacement of SZESD9902MLT1G?
All SZESD9902MLT1G units undergo pre-shipment inspection (PSI). If there is an issue with SZESD9902MLT1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SZESD9902MLT1G part is unused and in its original packaging.
Return procedure for SZESD9902MLT1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SZESD9902MLT1G Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
