My Inquiry
My Account
onsemi SZMMBZ20VAWT1G
- Part No.:
- SZMMBZ20VAWT1G
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- SC-70, SOT-323
- Datasheet:
-
SZMMBZ20VAWT1G.pdf
- Description:
- TVS DIODE 17VWM 28VC SC70-3
- Quantity:
- Payment:
- Shipping:
Inventory:12,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SZMMBZ20VAWT1G from onsemi is a dual common-anode Zener diode array designed for bidirectional or unidirectional transient voltage suppression in space-constrained ESD protection circuits. It features a 20 V nominal Zener breakdown voltage (19.0–21.0 V), 40 W peak pulse power at 1.0 ms, 28 V clamping voltage at 1.4 A peak pulse current, and AEC-Q101 qualification for automotive use.
For engineers reviewing the SZMMBZ20VAWT1G datasheet, pinout, applications, or equivalent options, key selection criteria include clamping voltage vs. working voltage margin, dual-line protection density, ESD robustness (Class 3B HBM >16 kV), and SC-70 package compatibility with high-density PCB layouts.
Technical Context
This device integrates two monolithic Zener junctions sharing a common anode (Pin 3), enabling simultaneous protection of two signal lines with one component. Its unidirectional operation (Pins 1–3 or 2–3) delivers precise 20 V regulation and low leakage (<50 nA at 17 V VRWM), while bidirectional mode (Pins 1–2) supports symmetrical surge suppression.
The SC-70 (SOT-323) package uses Style 4 pinout (Cathode 1 / Cathode 2 / Anode) and is rated for 260°C soldering (10 s). Thermal resistance is 618°C/W, and junction temperature range spans −55°C to +150°C - critical for under-hood automotive environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Zener Voltage (VBR) | 19.0–21.0 V @ IT = 1.0 mA - defines precise DC regulation threshold for overvoltage cutoff |
| Working Peak Reverse Voltage (VRWM) | 17 V - maximum continuous reverse voltage before significant leakage begins |
| Clamping Voltage (VC) | 28 V @ IPP = 1.4 A - limits transient voltage seen by downstream ICs during ESD events |
| Peak Pulse Power (Ppk) | 40 W @ 1.0 ms - sustains high-energy surges without failure per Figure 5 waveform |
| ESD Rating (HBM) | Class 3B (>16 kV) - exceeds IEC 61000-4-2 Level 4 for system-level ESD immunity |
| Leakage Current (IR) | <50 nA @ 17 V - ensures minimal standby power loss in battery-powered interfaces |
| Package | SC-70 (SOT-323), Style 4 - 1.7 × 1.25 × 0.95 mm footprint enables dual-line protection in <1.5 mm² board area |
Pinout & Package
SC-70 (SOT-323) package with void-free thermosetting plastic case, UL 94 V-0 flammability rating, and Pb-free construction. Designed for automated placement and reflow soldering at 260°C for 10 seconds.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | Cathode 1 | Reverse-biased terminal for first Zener junction; connects to protected line 1 |
| Pin 2 | Cathode 2 | Reverse-biased terminal for second Zener junction; connects to protected line 2 |
| Pin 3 | Anode (Common) | Shared anode node tied to ground or reference rail; enables dual-line clamping with single return path |
Key Features
| Feature | Design Value |
|---|---|
| Dual common-anode topology | Reduces component count by 50% vs. discrete Zeners for two-line protection - saves PCB area and BOM cost |
| AEC-Q101 qualification | Validated for automotive-grade reliability including temperature cycling, humidity bias, and mechanical shock testing |
| 40 W peak pulse power | Handles IEC 61000-4-5 surge currents up to 1.4 A without degradation in compact SC-70 form factor |
| Low 50 nA leakage @ 17 V | Preserves signal integrity and battery life in always-on sensor interfaces and low-power MCU peripherals |
| SC-70 package with Style 4 pinout | Enables 0.65 mm pitch routing and compatibility with standard SMT pick-and-place equipment |
Applications
| Automotive Infotainment Data Lines | USB 2.0 D+/D− Protection |
|---|---|
Use Scenario: Protecting CAN-FD or LVDS video links between head unit and display against load dump and ESD. IC Role / Device Role / Timing Role: Bidirectional transient voltage suppressor placed directly at connector interface. Use Value: Clamps transients to ≤28 V while maintaining <50 nA leakage - prevents MCU I/O latch-up and preserves signal eye diagram integrity. | Use Scenario: Safeguarding USB 2.0 differential pair against human-body ESD events during hot-plug insertion. IC Role / Device Role / Timing Role: Dual-line unidirectional clamp with shared ground return, mounted adjacent to USB receptacle. Use Value: Delivers Class 3B HBM (>16 kV) protection in 1.7 × 1.25 mm footprint - eliminates need for two separate SOD-323 devices. |
| Industrial Sensor Signal Conditioning | Medical Equipment ECG Lead Inputs |
Use Scenario: Shielding 4–20 mA analog inputs and RS-485 bus lines from field-induced surges in factory automation. IC Role / Device Role / Timing Role: Unidirectional Zener clamp (Pin 1–3 and Pin 2–3) referenced to system ground plane. Use Value: 20 V breakdown and 28 V clamping ensure ADC input stays within safe operating range during 40 W transients. | Use Scenario: Protecting ultra-low-noise ECG front-end amplifiers from operator-handling ESD in diagnostic devices. IC Role / Device Role / Timing Role: Low-leakage (<50 nA) dual Zener suppressing ±15 kV contact discharge without injecting offset error. Use Value: Maintains sub-microvolt input-referred noise floor while meeting IEC 60601-1-2 ESD immunity requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-Zener ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SZMMBZ20VALT1G | Same electrical specs but in SOD-523 package (1.2 × 0.8 mm); 30% smaller footprint, higher thermal resistance (750°C/W) | Better for ultra-dense layouts; less suitable for sustained 40 W pulses due to lower power derating | Select when board area is constrained below 1.0 mm² and surge duty cycle is infrequent |
| PESD5V0S1BA,115 | Single-line 5 V TVS (not Zener-based); 30 kV HBM, 12 V clamping; no 20 V regulation capability | Designed for low-voltage digital I/O only; cannot replace 20 V Zener regulation function | Use only for 3.3/5 V logic protection where precise 20 V clamping is not required |
Compared with SZMMBZ20VAWT1G, SZMMBZ20VALT1G offers superior space efficiency but reduced thermal performance, while PESD5V0S1BA,115 provides higher ESD robustness at lower voltages but lacks Zener regulation - making it unsuitable for 20 V analog line protection.
Availability
SZMMBZ20VAWT1G is available at Aetrix Electronics and suitable for automotive infotainment systems, industrial RS-485 networks, and medical ECG monitoring equipment requiring stable component supply and AEC-Q101 compliance.
Supply support for SZMMBZ20VAWT1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (Semiconductor Components Industries, LLC) is a global semiconductor supplier focused on energy-efficient technologies for automotive, industrial, cloud, and IoT applications.
The MMBZ/SZMMBZ series targets high-density ESD protection in automotive and industrial electronics, emphasizing AEC-Q101 reliability, SC-70 miniaturization, and dual-line integration to reduce system-level component count.
FAQ
What is the exact pin configuration of SZMMBZ20VAWT1G?
SZMMBZ20VAWT1G uses SC-70 (SOT-323) Style 4 pinout: Pin 1 = Cathode 1, Pin 2 = Cathode 2, Pin 3 = Common Anode. This layout enables dual-line unidirectional clamping or bidirectional operation between Pins 1 and 2. The marking "AU" appears on the top surface, confirming the 20 V variant.
Is SZMMBZ20VAWT1G suitable for bidirectional signal line protection?
Yes, SZMMBZ20VAWT1G supports bidirectional protection when used between Pins 1 and 2 (both cathodes), with Pin 3 grounded. In this mode, it clamps positive and negative transients symmetrically around 0 V, delivering effective ESD suppression for AC-coupled interfaces like LVDS or USB without polarity constraints.
How does the 40 W peak pulse rating of SZMMBZ20VAWT1G translate to real-world surge handling?
The 40 W rating applies to a 1.0 ms rectangular pulse (per Figure 5), corresponding to a 1.4 A peak current at 28 V clamping. In practice, SZMMBZ20VAWT1G reliably suppresses IEC 61000-4-5 combination wave surges (e.g., 1.2/50 μs voltage + 8/20 μs current) up to 12 A when used with appropriate series impedance - validated in onsemi's application note AND8250.
Does SZMMBZ20VAWT1G meet automotive qualification standards?
Yes, SZMMBZ20VAWT1G is AEC-Q101 qualified and PPAP capable. It undergoes stress testing including temperature cycling (−40°C to +125°C, 1000 cycles), high-temperature reverse bias (1500 h at 125°C), and mechanical shock (30 g, 6 directions), ensuring suitability for under-hood and cabin electronics per ISO/TS 16949 requirements.
What is the maximum allowable leakage current for SZMMBZ20VAWT1G at its working voltage?
SZMMBZ20VAWT1G specifies a maximum reverse leakage current of 50 nA at VRWM = 17 V and TA = 25°C. At elevated temperatures (e.g., 85°C), leakage rises to ~200 nA per Figure 2 - still well below 1 μA, preserving low-power operation in always-on sensor nodes and battery-backed systems.
SZMMBZ20VAWT1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- SC-70, SOT-323
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 17V
- Voltage - Breakdown (Min):
- 19V
- Voltage - Clamping (Max) @ Ipp:
- 28V
- Current - Peak Pulse (10/1000µs):
- 1.4A
- Power - Peak Pulse:
- 40W
- Power Line Protection:
- No
- Applications:
- -
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-70-3 (SOT323)
SZMMBZ20VAWT1G FAQ
1.How can I place an order for SZMMBZ20VAWT1G through Aetrix?
Please submit a Request for Quotation (RFQ) for SZMMBZ20VAWT1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SZMMBZ20VAWT1G reliable?
The price and inventory of SZMMBZ20VAWT1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SZMMBZ20VAWT1G is usually 5 days.
3.What payment methods are accepted for SZMMBZ20VAWT1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SZMMBZ20VAWT1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SZMMBZ20VAWT1G?
SZMMBZ20VAWT1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SZMMBZ20VAWT1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SZMMBZ20VAWT1G?
For technical support, including SZMMBZ20VAWT1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SZMMBZ20VAWT1G requirements.
6.How does Aetrix verify that SZMMBZ20VAWT1G is sourced from the original manufacturer or authorized distributors?
All SZMMBZ20VAWT1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SZMMBZ20VAWT1G meets industry standards.
7.What is the process for return or replacement of SZMMBZ20VAWT1G?
All SZMMBZ20VAWT1G units undergo pre-shipment inspection (PSI). If there is an issue with SZMMBZ20VAWT1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SZMMBZ20VAWT1G part is unused and in its original packaging.
Return procedure for SZMMBZ20VAWT1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SZMMBZ20VAWT1G Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
