onsemi SZNUP2125WTT3G
- Part No.:
- SZNUP2125WTT3G
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- SC-70, SOT-323
- Datasheet:
-
SZNUP2125WTT3G.pdf
- Description:
- TVS DIODE 24VWM 50VC SC70-3
- Quantity:
- Payment:

- Shipping:

Inventory:19,288
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SZNUP2125WTT3G from onsemi is a dual-line bidirectional ESD protection diode in SC-70 (SOT-323) package, designed for automotive CAN and LIN bus interfaces. It delivers 200 W peak power dissipation per line, clamps transients to ≤44.0 V at 13 A (8/20 µs), and maintains ≤100 nA reverse leakage at 24 V working voltage - enabling robust transient suppression in space-constrained vehicle networks.
For engineers reviewing the SZNUP2125WTT3G datasheet, pinout, applications, or equivalent options, key selection criteria include IEC 61000-4-2 Level 4 ESD immunity (±30 kV contact), matched diode capacitance (<2% mismatch), ISO 7637-3 EFT surge tolerance (50 A), and AEC-Q101 qualification for under-hood deployment.
Technical Context
The SZNUP2125WTT3G integrates two identical bidirectional TVS diodes in a single SC-70 package, each configured as a back-to-back Zener pair to provide symmetrical clamping on CAN_H and CAN_L lines. Its dynamic resistance is 0.94 Ω (TLP), ensuring low-voltage overshoot during fast transients like ESD or EFT pulses.
It meets stringent automotive surge standards: ISO 7637-1 Pulse 2 (8.0 A, 1/50 µs), ISO 7637-3 repetitive EFT (50 A, 5/50 ns), and IEC 61000-4-5 lightning surge (3.0 A, 8/20 µs). Capacitance is specified at 4.5–6.0 pF (VR = 5 V, f = 1 MHz), minimizing signal integrity impact on high-speed CAN-FD buses.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRWM | 24 V - Maximum continuous operating voltage before clamping begins; matches CAN bus DC bias levels. |
| VBR (min/typ/max) | 27 / 28.5 / 32 V - Breakdown occurs within this range at 1 mA test current; ensures reliable turn-on above normal bus voltage. |
| VC @ IPP = 13 A | ≤44.0 V - Clamping voltage during 8/20 µs surge; keeps transceiver input below absolute maximum rating. |
| CJ @ VR = 5 V | 4.5–6.0 pF - Low, matched line-to-GND capacitance preserves signal rise/fall times on CAN-FD (up to 5 Mbps). |
| IR @ VRWM | ≤100 nA - Negligible leakage at 24 V; avoids loading of high-impedance LIN or CAN receiver inputs. |
| PPK | 200 W per line - Peak pulse power handling capability for short-duration ESD/EFT events without degradation. |
| ESD Rating | ±30 kV (IEC 61000-4-2 contact) - Full Level 4 compliance; protects against direct human-body discharge into bus lines. |
Pinout & Package
SC-70 (SOT-323) package with 3-pin configuration: compact 2.2 mm × 2.2 mm footprint, 0.95 mm height, and gull-wing leads compatible with standard reflow profiles. Pb-free, RoHS-compliant, and qualified to AEC-Q101.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | Cathode (Line 1) | Connects to CAN_H or LIN data line; forms one half of bidirectional clamping path. |
| Pin 2 | Anode (Common) | Shared anode tied to ground reference; enables dual-line protection with single GND connection. |
| Pin 3 | Cathode (Line 2) | Connects to CAN_L or second LIN line; mirrors Pin 1 for symmetrical transient suppression. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional clamping | Enables protection of both positive and negative transients on CAN_H/CAN_L without polarity constraints. |
| Diode capacitance matching | ≤2% difference between Line 1 and Line 2 capacitance - prevents skew-induced timing errors in differential signaling. |
| AEC-Q101 qualification | Validated for automotive temperature range (−55 °C to +175 °C junction) and lifetime reliability under vibration/thermal cycling. |
| Low insertion loss | ≤1.7 dB at 5 GHz - minimal RF attenuation, supporting EMC compliance in high-frequency vehicle environments. |
| IEC/ISO multi-standard compliance | Single device satisfies ESD (IEC 61000-4-2), EFT (IEC 61000-4-4), lightning (IEC 61000-4-5), and automotive surge (ISO 7637-1/3). |
Applications
| CAN Bus Protection | LIN Bus Protection |
|---|---|
Use Scenario: Protecting high-speed CAN-FD transceivers in ADAS domain controllers from ESD events during assembly or field operation. IC Role / Device Role / Timing Role: Transient voltage suppressor placed directly at connector interface, clamping surges before they reach the CAN PHY. Use Value: Limits clamping voltage to ≤44.0 V at 13 A, keeping transceiver inputs within safe operating area while maintaining <6 pF capacitance for 5 Mbps signal integrity. | Use Scenario: Securing LIN slave nodes (e.g., door modules, seat controls) against ESD coupling via long wiring harnesses. IC Role / Device Role / Timing Role: Bidirectional ESD clamp on single-wire LIN bus, referenced to chassis ground via common anode (Pin 2). Use Value: Delivers ±30 kV IEC contact ESD immunity with <100 nA leakage, avoiding false wake-up or communication dropouts in low-power sleep modes. |
| Fault-Tolerant CAN | Automotive Body Control Module |
Use Scenario: Enhancing resilience of fault-tolerant CAN nodes in powertrain gateways exposed to load dump and battery reversal conditions. IC Role / Device Role / Timing Role: Primary ESD/surge protector upstream of CAN transceiver, rated for ISO 7637-1 Pulse 2 (8.0 A, 1/50 µs). Use Value: Withstands 200 W peak pulse power per line and operates up to +175 °C junction temperature - suitable for under-hood placement near engine ECUs. | Use Scenario: Protecting multiplexed body electronics (e.g., lighting, HVAC, window lifters) sharing a common LIN/CAN backbone. IC Role / Device Role / Timing Role: Dual-line protector deployed at central junction box to shield multiple downstream nodes from coupled transients. Use Value: SC-70 footprint enables dense layout; matched capacitance ensures consistent timing across all protected lines in distributed architectures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPD2E001DRYR | Lower PPK (120 W), higher capacitance (10 pF typical), no ISO 7637-3 rating | Targeted at consumer USB/LVDS; lacks automotive surge certification | Use only in non-automotive, low-speed interfaces where ESD-only protection suffices. |
| ESDALC6V1-1U2 | Higher VRWM (30 V), lower clamping (≤36 V @ 12 A), same SC-70 package | Optimized for 12 V automotive systems with tighter clamping margin; not validated for LIN | Prefer when system operating voltage exceeds 24 V or clamping headroom is critical for legacy transceivers. |
Compared with TPD2E001DRYR and ESDALC6V1-1U2, the SZNUP2125WTT3G uniquely combines AEC-Q101 qualification, ISO 7637-3 EFT immunity, and matched sub-6 pF capacitance - making it the only option qualified for dual-protocol (CAN + LIN), high-reliability automotive bus protection in a single SC-70 device.
Availability
SZNUP2125WTT3G is available at Aetrix Electronics and suitable for automotive networking, body electronics, and ADAS subsystems requiring stable component supply across extended temperature ranges and rigorous EMI compliance.
Supply support for SZNUP2125WTT3G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier delivering energy-efficient silicon solutions for automotive, industrial, cloud, medical, and IoT applications.
The NUP2125 family was engineered specifically for automotive serial bus protection - integrating bidirectional clamping, low capacitance, and multi-standard surge immunity into miniature packages for CAN, LIN, and FlexRay physical layers.
FAQ
What is the primary circuit role of the SZNUP2125WTT3G in an automotive network?
The SZNUP2125WTT3G serves as a dual-line bidirectional transient voltage suppressor for CAN and LIN bus interfaces. It clamps ESD and surge events to safe voltage levels using back-to-back Zener diodes, with Pin 1 and Pin 3 connected to data lines and Pin 2 tied to ground. Its design ensures signal integrity preservation while meeting AEC-Q101 and IEC/ISO automotive surge standards - making SZNUP2125WTT3G essential for protecting transceivers in harsh vehicle environments.
Does the SZNUP2125WTT3G support both CAN and LIN protocols simultaneously?
Yes, the SZNUP2125WTT3G supports both CAN and LIN protocols through its dual-line architecture and matched electrical characteristics. Its 24 V VRWM aligns with LIN's 12 V nominal and CAN's 5 V differential swing, while its ≤6 pF capacitance avoids distortion on LIN's 19.2 kbps or CAN-FD's 5 Mbps signals. The device is explicitly cited in the datasheet for CAN, CAN-FD, fault-tolerant CAN, and LIN applications - confirming SZNUP2125WTT3G's validated dual-protocol capability.
What is the clamping voltage of the SZNUP2125WTT3G under a 13 A 8/20 µs surge?
The SZNUP2125WTT3G clamps to ≤44.0 V under a 13 A 8/20 µs surge waveform, as specified in the Electrical Characteristics table. This value is measured with defined test conditions (Figure 6–7) and guarantees that downstream CAN or LIN transceivers remain within their absolute maximum input voltage ratings during transient events. The clamping performance is repeatable and validated across temperature - confirming SZNUP2125WTT3G's reliability in real-world automotive surge scenarios.
Is the SZNUP2125WTT3G pin-compatible with other SC-70 ESD protectors?
No, the SZNUP2125WTT3G uses a specific 3-pin SC-70 configuration (Cathode–Anode–Cathode) optimized for dual-line protection, differing from single-line or unidirectional SC-70 devices. While the package outline matches SOT-323 mechanical standards, pin function is not interchangeable - for example, TPD2E001DRYR uses Anode–Cathode–NC arrangement. Always verify pin mapping in the respective datasheets; SZNUP2125WTT3G requires dedicated PCB layout with Pin 2 grounded and Pins 1/3 routed to protected lines.
How does the SZNUP2125WTT3G achieve ESD immunity up to ±30 kV?
The SZNUP2125WTT3G achieves ±30 kV IEC 61000-4-2 contact ESD immunity through optimized Zener junction design and low dynamic resistance (0.94 Ω). Its bidirectional structure allows symmetric conduction during positive and negative ESD pulses, while the 200 W peak power rating absorbs energy without thermal failure. Oscilloscope-based clamping validation (per AND8307/D) confirms stable voltage suppression across the full ±30 kV range - a performance level documented and verified for SZNUP2125WTT3G in onsemi's official datasheet.
SZNUP2125WTT3G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- SC-70, SOT-323
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 2
- Voltage - Reverse Standoff (Typ):
- 24V (Min)
- Voltage - Breakdown (Min):
- 26.2V
- Voltage - Clamping (Max) @ Ipp:
- 50V
- Current - Peak Pulse (10/1000µs):
- 3A (8/20µs)
- Power - Peak Pulse:
- 200W
- Power Line Protection:
- No
- Applications:
- CAN
- Capacitance @ Frequency:
- 10pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-70-3 (SOT323)
SZNUP2125WTT3G FAQ
1.How can I place an order for SZNUP2125WTT3G through Aetrix?
Please submit a Request for Quotation (RFQ) for SZNUP2125WTT3G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SZNUP2125WTT3G reliable?
The price and inventory of SZNUP2125WTT3G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SZNUP2125WTT3G is usually 5 days.
3.What payment methods are accepted for SZNUP2125WTT3G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SZNUP2125WTT3G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SZNUP2125WTT3G?
SZNUP2125WTT3G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SZNUP2125WTT3G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SZNUP2125WTT3G?
For technical support, including SZNUP2125WTT3G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SZNUP2125WTT3G requirements.
6.How does Aetrix verify that SZNUP2125WTT3G is sourced from the original manufacturer or authorized distributors?
All SZNUP2125WTT3G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SZNUP2125WTT3G meets industry standards.
7.What is the process for return or replacement of SZNUP2125WTT3G?
All SZNUP2125WTT3G units undergo pre-shipment inspection (PSI). If there is an issue with SZNUP2125WTT3G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SZNUP2125WTT3G part is unused and in its original packaging.
Return procedure for SZNUP2125WTT3G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SZNUP2125WTT3G Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

