My Inquiry
My Account
onsemi SZPACDN004SR
- Part No.:
- SZPACDN004SR
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- TO-253-4, TO-253AA
- Datasheet:
-
SZPACDN004SR.pdf
- Description:
- TVS DIODE 5.5VWM SOT143
- Quantity:
- Payment:
- Shipping:
Inventory:8,328
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SZPACDN004SR from onsemi is a 2-channel ESD protection diode array in SOT-143 package, providing ±15 kV HBM and ±8 kV IEC 61000-4-2 contact discharge protection per channel, with 3 pF typical input capacitance and low leakage current - deployed for video port and I/O line protection in portable electronics such as cellular phones and notebook computers.
For engineers reviewing the SZPACDN004SR datasheet, pinout, applications, or equivalent options, key selection criteria include clamp voltage under ESD stress, supply rail compatibility (0–5.5 V), PCB layout sensitivity to parasitic inductance, and RoHS-compliant lead-free packaging for automotive-grade designs.
Technical Context
The SZPACDN004SR implements rail-to-rail clamping architecture using bidirectional diode pairs per channel, steering transient current to VP (positive supply) or VN (ground reference). It operates within −40 °C to +85 °C and supports supply rails up to 5.5 V with 6 V absolute maximum VP–VN differential.
Each channel features identical electrical behavior: 3 pF input capacitance at 1 MHz/2.5 V bias, ≤1.0 μA leakage at ±0.1 V, and clamp voltage of VP +13.0 V / VN −13.0 V under ±15 kV HBM stress - requiring external 0.22 μF ceramic bypass capacitor between VP and VN for effective system-level protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ESD Protection Level | ±15 kV HBM, ±8 kV IEC 61000-4-2 contact discharge - meets Level 4 immunity for handheld interfaces |
| Input Capacitance | 3 pF typical @ 1 MHz - preserves signal integrity on high-speed video lines (e.g., VGA) |
| Clamp Voltage | VP +13.0 V / VN −13.0 V @ 15 kV HBM - defines maximum transient overvoltage seen by protected IC |
| Supply Range | 0 to 5.5 V operating - compatible with 3.3 V and 5 V logic I/O domains |
| Leakage Current | ±1.0 μA max @ ±0.1 V - minimizes battery drain in always-on portable device inputs |
| Package | SOT-143 (Case 318A) - 2.9 mm × 1.3 mm footprint enables dense placement near connectors |
Pinout & Package
SOT-143 (Case 318A) surface-mount package with 4 leads, 0.96 mm pitch, and 0.7 mm nominal height - optimized for automated assembly and space-constrained PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | VN | Ground reference rail - must be connected directly to low-inductance ground plane |
| 2 | CH1 | Channel 1 I/O - protects first signal line (e.g., VGA red or USB D+) |
| 3 | CH2 | Channel 2 I/O - protects second signal line (e.g., VGA green or USB D−) |
| 4 | VP | Positive supply rail - requires local 0.22 μF ceramic decoupling capacitor to VN |
Key Features
| Feature | Design Value |
|---|---|
| Rail-clamp topology | Steers ESD current to VP or VN rails - eliminates need for separate TVS to ground or VCC |
| AEC-Q101 qualification | Validated for automotive environments - supports SZ-prefix variant's use in infotainment and ADAS I/O protection |
| Low 3 pF capacitance | Enables <1% signal distortion on 25 MHz VGA signals - critical for analog video fidelity |
| Pb-free, halogen-free | RoHS-compliant construction - satisfies EU WEEE and China RoHS regulatory requirements |
| Miniature SOT-143 | Reduces PCB area by >40% vs. SOIC-8 ESD arrays - ideal for thin mobile form factors |
Applications
| VGA Port Protection | USB 2.0 Interface Protection |
|---|---|
Use Scenario: Protecting analog RGB video lines from ESD events during cable insertion/removal in desktop and portable PCs. IC Role / Device Role / Timing Role: Rail-clamp ESD suppressor placed between VGA connector pins and video driver IC inputs. Use Value: 3 pF capacitance prevents color shift or ghosting; ±8 kV contact rating covers real-world handling discharges. | Use Scenario: Safeguarding USB D+ and D− data lines against electrostatic discharge in portable peripherals. IC Role / Device Role / Timing Role: Dual-channel transient suppressor routing ESD energy to VBUS and GND rails. Use Value: Matched channel characteristics ensure balanced differential signaling integrity; low leakage avoids bus suspend false triggers. |
| Smartphone Camera Interface | Industrial I/O Module Protection |
Use Scenario: Shielding MIPI CSI-2 or parallel camera data lines from user-handling ESD in compact smartphone modules. IC Role / Device Role / Timing Role: Compact ESD array mounted adjacent to camera flex connector to minimize trace inductance. Use Value: SOT-143 size allows placement within 2 mm of connector; ±15 kV HBM withstands factory handling and end-user static. | Use Scenario: Hardening RS-232 or GPIO lines on industrial control panels exposed to maintenance personnel ESD. IC Role / Device Role / Timing Role: General-purpose I/O protection element interfacing with microcontroller peripheral pins. Use Value: Wide −40 °C to +85 °C operation ensures reliability in uncontrolled environments; AEC-Q101 validation adds confidence for long-life deployments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ESD5V3U2U | Single-channel, 5.3 V working voltage, 0.5 pF capacitance - lower capacitance but no dual-channel integration | Requires two devices for dual-line protection; better suited for ultra-high-speed USB 3.0 or HDMI | Select when lowest possible capacitance is prioritized over board space and BOM count |
| TPD2E001DRYR | 2-channel, 5.5 V VRWM, 12 pF capacitance - higher capacitance, integrated 100 Ω series resistors | Designed for USB data lines with built-in ESD + Rseries; less suitable for analog video due to capacitance | Choose when combined ESD + impedance matching is required for digital serial interfaces |
Compared with ESD5V3U2U and TPD2E001DRYR, the SZPACDN004SR delivers optimal balance of dual-channel integration, 3 pF capacitance, and ±15 kV HBM rating - making it preferred for cost-sensitive, space-constrained analog interface protection where signal fidelity and layout simplicity are critical.
Availability
SZPACDN004SR is available at Aetrix Electronics and suitable for VGA port protection, USB 2.0 interface hardening, and smartphone camera module ESD mitigation requiring stable component supply across production lifecycles.
Supply support for SZPACDN004SR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient power, analog, sensor, and connectivity solutions for automotive, industrial, cloud, medical, and IoT applications.
The PACDN family - including SZPACDN004SR - was engineered specifically for compact, high-reliability ESD protection of analog and mixed-signal I/O in portable and automotive electronics, emphasizing low capacitance, rail-clamp efficiency, and AEC-Q101 compliance.
FAQ
What is the maximum supply voltage the SZPACDN004SR can handle?
The SZPACDN004SR has an absolute maximum supply voltage (VP – VN) rating of 6.0 V, with recommended operating range from 0 to 5.5 V. Exceeding 6.0 V risks permanent damage. This makes SZPACDN004SR suitable for 3.3 V and 5 V systems but not for 12 V automotive supply rails without level-shifting or clamping circuitry.
Does the SZPACDN004SR require an external capacitor, and if so, what value?
Yes, the SZPACDN004SR requires a 0.22 μF ceramic capacitor between VP and VN pins, placed as close as possible to the device. This capacitor absorbs high-frequency ESD energy and stabilizes the clamp voltage; omitting it degrades protection performance significantly, especially under IEC 61000-4-2 contact discharge.
Is the SZPACDN004SR qualified for automotive applications?
Yes, the SZPACDN004SR is AEC-Q101 qualified and PPAP capable. The "SZ" prefix denotes automotive-grade manufacturing controls and site-specific change management - enabling its use in infotainment, telematics, and body electronics where ESD robustness and long-term reliability are mandated.
How does the clamp voltage of the SZPACDN004SR behave during an ESD event?
Under ±15 kV HBM stress, the SZPACDN004SR clamps positive transients to VP +13.0 V and negative transients to VN −13.0 V. This defines the peak overvoltage imposed on downstream circuitry; actual clamping depends on PCB layout inductance and the 0.22 μF bypass capacitor's effectiveness.
Can the SZPACDN004SR protect both analog and digital signal lines?
Yes - the 3 pF typical input capacitance and rail-clamp architecture make SZPACDN004SR appropriate for analog signals (e.g., VGA, camera video) and digital interfaces (e.g., USB 2.0, UART). Its low leakage (<1 μA) also supports battery-powered digital I/O without excessive standby current draw.
SZPACDN004SR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- TO-253-4, TO-253AA
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Steering (Rail to Rail)
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5.5V (Max)
- Voltage - Breakdown (Min):
- -
- Voltage - Clamping (Max) @ Ipp:
- -
- Current - Peak Pulse (10/1000µs):
- -
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- -
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-143
SZPACDN004SR FAQ
1.How can I place an order for SZPACDN004SR through Aetrix?
Please submit a Request for Quotation (RFQ) for SZPACDN004SR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SZPACDN004SR reliable?
The price and inventory of SZPACDN004SR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SZPACDN004SR is usually 5 days.
3.What payment methods are accepted for SZPACDN004SR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SZPACDN004SR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SZPACDN004SR?
SZPACDN004SR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SZPACDN004SR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SZPACDN004SR?
For technical support, including SZPACDN004SR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SZPACDN004SR requirements.
6.How does Aetrix verify that SZPACDN004SR is sourced from the original manufacturer or authorized distributors?
All SZPACDN004SR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SZPACDN004SR meets industry standards.
7.What is the process for return or replacement of SZPACDN004SR?
All SZPACDN004SR units undergo pre-shipment inspection (PSI). If there is an issue with SZPACDN004SR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SZPACDN004SR part is unused and in its original packaging.
Return procedure for SZPACDN004SR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SZPACDN004SR Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
