onsemi SZPACDN042Y3R
- Part No.:
- SZPACDN042Y3R
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
SZPACDN042Y3R.pdf
- Description:
- TVS DIODE 5.5VWM 8VC SOT23-3
- Quantity:
- Payment:

- Shipping:

Inventory:9,612
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SZPACDN042Y3R from onsemi is a 3-pin ESD protection diode array designed for low-capacitance, high-reliability transient suppression on signal lines. It delivers ±20 kV IEC 61000-4-2 contact ESD protection, 5.5 V reverse stand-off voltage, 30 pF capacitance at 2.5 V/1 MHz, and clamps to ≤6.8 V (positive) and ≥−1.2 V (negative) at 10 mA, targeting USB 2.0 data line protection.
For engineers reviewing the SZPACDN042Y3R datasheet, pinout, applications, or equivalent options, key selection criteria include its SOT-23-3 package footprint, dual-cathode configuration referenced to GND, low-leakage performance (<100 nA at 5 V), and compliance with MIL-STD-883 HBM (>±30 kV).
Technical Context
The SZPACDN042Y3R implements a dual-channel unidirectional ESD protection architecture with both cathodes tied to protected signal lines and a shared anode connected to system ground. Its internal structure uses silicon avalanche diodes optimized for fast response (<1 ns) to ESD transients while maintaining low dynamic resistance (1.0 Ω forward, 1.4 Ω reverse) under surge conditions.
This device operates within −40 °C to +85 °C and supports stable clamping across its full temperature range, with leakage current tightly bounded at ≤100 nA at 5 V DC. Its 30 pF capacitance enables use in high-speed interfaces up to 480 Mbps without signal integrity degradation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ESD Rating | ±20 kV contact discharge per IEC 61000-4-2 Level 4 - ensures robust immunity against real-world handling ESD events. |
| Reverse Stand-off Voltage | 5.5 V min - guarantees no conduction during normal 5 V USB or logic-level signaling. |
| Clamp Voltage (I = ±10 mA) | +6.2 to +6.8 V / −0.4 to −1.2 V - limits transient overvoltage to safe levels for downstream 5 V-tolerant ICs. |
| Capacitance | 30 pF max at 2.5 V/1 MHz - preserves signal rise/fall times in USB 2.0 and other <500 Mbps interfaces. |
| Leakage Current | ≤100 nA at 5.0 VDC - avoids loading of high-impedance signal paths or battery-powered circuits. |
| Package | SOT-23-3 (Case 318) - industry-standard 2.9 × 1.3 mm footprint compatible with automated SMT assembly. |
| Operating Temp | −40 °C to +85 °C - validated for industrial and consumer equipment environments. |
Pinout & Package
SZPACDN042Y3R is housed in a Pb-free, RoHS-compliant SOT-23-3 package (Case 318), measuring 2.90 × 1.30 × 1.00 mm with 1.90 mm lead pitch. The package supports reflow soldering per J-STD-020 and is rated for 0.225 W power dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Cathode | Protected signal line A - connects directly to I/O pin requiring ESD hardening (e.g., USB D+). |
| 2 | GND | Anode/common reference - must be connected to low-inductance system ground plane for effective clamping. |
| 3 | Cathode | Protected signal line B - connects to second I/O pin (e.g., USB D−), enabling dual-line protection in one device. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-channel unidirectional ESD protection | Two independent cathode-to-GND diodes enable simultaneous protection of differential pairs like USB D+/D− without cross-talk. |
| Low 30 pF capacitance | Minimizes signal distortion and insertion loss in high-speed digital interfaces up to 480 Mbps. |
| ±20 kV IEC 61000-4-2 contact rating | Exceeds Level 4 immunity requirements for end-user accessible ports in commercial and industrial systems. |
| Sub-100 nA leakage at 5 V | Prevents unintended current draw in always-on or battery-backed circuits, preserving standby power budgets. |
| Pb-free, RoHS-compliant construction | Meets global environmental regulations and supports lead-free reflow profiles without reliability compromise. |
Applications
| USB 2.0 Interface Protection | Industrial Serial Port Protection |
|---|---|
Use Scenario: Protecting USB 2.0 D+ and D− lines on host controllers or peripheral devices exposed to frequent plugging/unplugging. IC Role / Device Role / Timing Role: ESD transient suppressor placed immediately adjacent to connector, clamping surges before they reach PHY or controller IC. Use Value: Maintains signal integrity with only 30 pF loading while delivering ±20 kV contact ESD immunity-critical for CE/FCC certification. |
Use Scenario: Safeguarding RS-232/RS-485 transceiver pins in factory automation HMIs or PLC modules subject to maintenance-handling ESD. IC Role / Device Role / Timing Role: Front-end protection element referenced to chassis ground, shunting ESD energy away from sensitive UART interface circuitry. Use Value: Enables reliable operation in harsh industrial environments where >±15 kV contact ESD is common, without adding series impedance or delay. |
| Consumer Audio Docking Port | Medical Device Data Port |
Use Scenario: Shielding proprietary docking connectors on portable audio players or smart speakers from user-induced ESD during cable insertion. IC Role / Device Role / Timing Role: Low-capacitance bidirectional clamp on analog/digital mixed-signal lines carrying audio sync and control data. Use Value: Prevents latch-up or damage to codec ICs while avoiding audible artifacts caused by excessive capacitance or leakage. |
Use Scenario: Protecting isolated USB or UART debug ports on Class II medical monitors where patient safety mandates fail-safe transient suppression. IC Role / Device Role / Timing Role: Secondary-level ESD barrier between external diagnostic tools and internal isolated communication subsystems. Use Value: Provides certified ±20 kV immunity without compromising creepage/clearance distances or introducing ground-loop risks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPD2E001DRSR | Single-channel, 0.5-pF typical capacitance, 5-V VRWM, SOT-5X3 package. | Better suited for ultra-high-speed (>1 Gbps) lines but requires two devices for differential pair coverage. | Select when minimizing capacitance is prioritized over board area; not a drop-in replacement due to single-channel topology and different pinout. |
| ESD5Z3.3T5G | Single-line 3.3-V stand-off, 12-pF capacitance, SOD-523 package. | Lower clamping voltage (5.5 V) ideal for 3.3-V I/O, but lacks dual-cathode integration for differential signals. | Choose for cost-sensitive 3.3-V designs where space allows discrete placement per line; requires PCB redesign versus SZPACDN042Y3R's integrated dual-channel layout. |
Compared with TPD2E001DRSR and ESD5Z3.3T5G, SZPACDN042Y3R uniquely combines dual-line protection, 5.5-V stand-off, and 30-pF capacitance in a standard SOT-23-3 footprint-making it optimal for compact 5-V differential interface hardening without layout or BOM complexity.
Availability
SZPACDN042Y3R is available at Aetrix Electronics and suitable for USB 2.0 interface protection, industrial serial port hardening, and consumer docking port ESD mitigation requiring stable component supply and long-term manufacturability.
Supply support for SZPACDN042Y3R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensor, and ESD protection solutions for automotive, industrial, and consumer markets.
SZPACDN042Y3R belongs to the PACDN042 family of low-capacitance ESD arrays engineered specifically for high-speed data line protection in space-constrained applications such as portable electronics and industrial connectivity modules.
FAQ
What is the primary function of the SZPACDN042Y3R?
The SZPACDN042Y3R is a dual-channel unidirectional ESD protection diode array that safeguards two signal lines-such as USB D+ and D−-against electrostatic discharge events. It clamps transient voltages to safe levels while maintaining low capacitance (30 pF) and leakage (<100 nA), ensuring signal integrity and compatibility with 5 V logic systems. Its design centers on robust IEC 61000-4-2 Level 4 immunity (±20 kV contact discharge).
Which package type does the SZPACDN042Y3R use?
SZPACDN042Y3R uses the SOT-23-3 surface-mount package (Case 318), measuring 2.90 × 1.30 × 1.00 mm with 1.90 mm lead pitch. This standardized footprint supports automated pick-and-place assembly and reflow soldering per J-STD-020. The device marking "Y3R" indicates Pb-free packaging and corresponds to the SOT-23-3 variant per onsemi's ordering information table.
How does the SZPACDN042Y3R achieve ESD protection without affecting signal performance?
SZPACDN042Y3R achieves this balance through a silicon avalanche diode structure with precisely controlled breakdown characteristics: 5.5 V reverse stand-off prevents conduction during normal operation, while 30 pF capacitance minimizes high-frequency loading on data lines. Its clamping voltages (+6.8 V / −1.2 V at 10 mA) limit overshoot to levels tolerated by 5 V-tolerant receivers, and sub-100 nA leakage avoids degrading high-impedance nodes-all verified across −40 °C to +85 °C.
Can the SZPACDN042Y3R protect both positive and negative ESD transients?
Yes. The SZPACDN042Y3R provides bidirectional ESD protection via its dual-cathode architecture: each cathode connects to a protected signal line, and the shared anode (Pin 2) ties to ground. During a positive transient, current flows from signal → cathode → anode → GND; during a negative transient, the internal diode conducts in reverse breakdown, clamping to −1.2 V. This enables full ±20 kV IEC 61000-4-2 contact discharge immunity on both lines.
Is the SZPACDN042Y3R compliant with environmental regulations?
Yes. SZPACDN042Y3R is Pb-free and RoHS-compliant per onsemi's documentation, meeting Directive 2011/65/EU Annex II maximum concentration values. Its SOT-23-3 package uses lead-free terminations and conforms to JEDEC standards for moisture sensitivity level (MSL) and reflow profile compatibility. Full compliance documentation-including substance declarations-is available through onsemi's official product page and material declarations portal.
SZPACDN042Y3R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Zener
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5.5V (Min)
- Voltage - Breakdown (Min):
- 6.2V
- Voltage - Clamping (Max) @ Ipp:
- 8V
- Current - Peak Pulse (10/1000µs):
- -
- Power - Peak Pulse:
- -
- Power Line Protection:
- No
- Applications:
- -
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-3 (TO-236)
SZPACDN042Y3R FAQ
1.How can I place an order for SZPACDN042Y3R through Aetrix?
Please submit a Request for Quotation (RFQ) for SZPACDN042Y3R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SZPACDN042Y3R reliable?
The price and inventory of SZPACDN042Y3R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SZPACDN042Y3R is usually 5 days.
3.What payment methods are accepted for SZPACDN042Y3R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SZPACDN042Y3R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SZPACDN042Y3R?
SZPACDN042Y3R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SZPACDN042Y3R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SZPACDN042Y3R?
For technical support, including SZPACDN042Y3R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SZPACDN042Y3R requirements.
6.How does Aetrix verify that SZPACDN042Y3R is sourced from the original manufacturer or authorized distributors?
All SZPACDN042Y3R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SZPACDN042Y3R meets industry standards.
7.What is the process for return or replacement of SZPACDN042Y3R?
All SZPACDN042Y3R units undergo pre-shipment inspection (PSI). If there is an issue with SZPACDN042Y3R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SZPACDN042Y3R part is unused and in its original packaging.
Return procedure for SZPACDN042Y3R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SZPACDN042Y3R Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

