Taiwan Semiconductor Corporation TESDH5V0B05P1Q1 M5G
- Part No.:
- TESDH5V0B05P1Q1 M5G
- Manufacturer:
- Taiwan Semiconductor Corporation
- Category:
- TVS Diodes
- Package:
- 0402 (1006 Metric)
- Datasheet:
-
TESDH5V0B05P1Q1 M5G.pdf
- Description:
- TVS DIODE 5VWM 8.5VC 2DFN
- Quantity:
- Payment:

- Shipping:

Inventory:5,221
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TESDH5V0B05P1Q1 from Taiwan Semiconductor is a bi-directional ultra-low capacitance ESD protection diode designed for single-line high-speed data interface protection. It delivers ±20kV IEC61000-4-2 contact/air discharge immunity, 0.40pF typical junction capacitance, 9.8V clamping voltage at 16A TLP, and operates up to +85°C in DFN1006-2L package-ideal for USB 2.0/3.0 and HDMI 1.3/1.4 signal line protection.
For engineers reviewing the TESDH5V0B05P1Q1 datasheet, TESDH5V0B05P1Q1 pinout, TESDH5V0B05P1Q1 application, or TESDH5V0B05P1Q1 equivalent, key selection criteria include bidirectional 5V-rated ESD clamping, sub-0.5pF capacitance for minimal signal distortion, low dynamic resistance (0.37Ω), and compliance with IEC61000-4-5 lightning surge (5.5A, 8/20μs).
Technical Context
The TESDH5V0B05P1Q1 integrates two steering diodes and one TVS clamping cell in a single-channel configuration, enabling bidirectional transient current diversion to ground during ESD events. Its solid-state silicon-avalanche triggering ensures fast turn-on (<1ns) and stable clamping across temperature.
Designed specifically for 5V and below operating voltage systems, it maintains ultra-low leakage (2nA typ. at 5V) and supports high-frequency interfaces via 0.4pF capacitance measured at 1MHz and 0V bias-critical for preserving signal integrity in USB 3.0 and HDMI 1.4 applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ESD Rating | ±20kV per IEC61000-4-2 (contact & air) - ensures robust handling of human-body-model ESD events in portable electronics. |
| Junction Capacitance | 0.40pF typ. @ 1MHz, 0V - preserves signal rise/fall times in >480Mbps USB 2.0 and multi-Gbps HDMI links. |
| Clamping Voltage | 9.8V typ. @ 16A TLP (100ns) - limits transient overvoltage to safe levels for 5V-tolerant PHY receivers. |
| Reverse Working Voltage | 5V max - matches standard 5V I/O rail voltage, preventing false triggering during normal operation. |
| Peak Pulse Current | 5.5A @ 8/20μs per IEC61000-4-5 - withstands induced lightning surges on external-facing ports. |
| Dynamic Resistance | 0.37Ω typ. - minimizes voltage overshoot during fast transients by reducing IR drop across the device. |
Pinout & Package
Package: DFN1006-2L (1.0mm × 0.6mm, 0.4mm pitch, 0.35mm height), moisture sensitivity level 1 per J-STD-020, RoHS and halogen-free compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | Cathode 1 | Anode tied internally to common node; Pin 1 serves as cathode for forward conduction toward ground during positive transients. |
| Pin 2 | Cathode 2 | Identical cathode terminal; enables symmetrical bidirectional clamping-both pins sink current during either polarity ESD event. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional ESD protection | Single-device solution for ±20kV IEC61000-4-2 compliance without external polarity management circuitry. |
| Ultra-low 0.4pF capacitance | Enables use in 480Mbps–5Gbps serial interfaces without measurable signal degradation or timing skew. |
| Low 9.8V clamping at 16A TLP | Protects 5V-tolerant transceivers (e.g., USB 3.0 SS RX) by limiting transient voltage below absolute maximum ratings. |
| 0.37Ω dynamic resistance | Reduces clamping voltage overshoot under fast-rising ESD pulses, improving margin for downstream ICs. |
| DFN1006-2L footprint | Minimizes PCB area (0.6mm²) and parasitic inductance-critical for high-frequency ESD path efficiency. |
Applications
| USB 2.0/3.0 Data Lines | HDMI 1.3/1.4 TMDS Channels |
|---|---|
Use Scenario: Protecting differential D+ and D− lines in USB host/device ports against user-handling ESD. IC Role / Device Role / Timing Role: Bidirectional clamping diode placed immediately before USB PHY, shunting ESD current to ground. Use Value: 0.4pF capacitance avoids signal integrity loss at 480Mbps (USB 2.0) and 5Gbps (USB 3.0 Gen1), while ±20kV rating meets end-equipment compliance requirements. | Use Scenario: Safeguarding HDMI TMDS clock and data pairs on source (GPU) and sink (display) side connectors. IC Role / Device Role / Timing Role: Per-channel ESD suppressor mounted adjacent to HDMI receptacle, minimizing trace length to preserve 165MHz–340MHz bandwidth. Use Value: Sub-0.5pF capacitance prevents eye diagram closure; 9.8V clamping protects HDMI 1.4-compliant receivers rated for ≤10V absolute max input. |
| SATA/eSATA Interfaces | PCI Express Gen1/Gen2 Lanes |
Use Scenario: Shielding SATA III (6Gbps) differential pairs on motherboard or storage enclosure I/O panels. IC Role / Device Role / Timing Role: One TESDH5V0B05P1Q1 per differential lane (TX/RX), installed at connector edge to intercept ESD before reaching controller. Use Value: 0.37Ω dynamic resistance ensures rapid voltage collapse during 1ns ESD rise time, preventing bit errors or link training failure. | Use Scenario: ESD hardening of PCIe Gen1 (2.5GT/s) and Gen2 (5GT/s) lanes in laptops and embedded computing modules. IC Role / Device Role / Timing Role: Point-of-entry protection on PCIe edge connector, leveraging ultra-low capacitance to avoid jitter accumulation. Use Value: 5V working voltage aligns with PCIe 1.1/2.0 I/O specification; ±20kV rating satisfies system-level IEC61000-4-2 pre-compliance testing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ON Semiconductor ESD9B5.0ST5G | 0.5pF typ. capacitance, 12V clamping @ 16A TLP, same DFN1006-2L package | Higher clamping voltage reduces margin for 5V-tolerant receivers; suitable where 12V clamping is acceptable | Prefer TESDH5V0B05P1Q1 when protecting 5V PHYs with tight VCL headroom |
| Vishay VEML6030X01 | 0.35pF typ., but rated only to ±15kV ESD and 3A IEC61000-4-5; different DFN1006-3L package | Lower surge rating and 3-pin layout require PCB redesign; not drop-in compatible | Choose TESDH5V0B05P1Q1 for full ±20kV/5.5A compliance and 2-pin simplicity |
Compared with ESD9B5.0ST5G and VEML6030X01, the TESDH5V0B05P1Q1 offers the lowest clamping voltage (9.8V) at full 16A TLP stress and guaranteed ±20kV/5.5A ratings in a minimal 2-pin DFN1006-2L footprint-making it optimal for space-constrained, high-speed 5V interface protection.
Availability
TESDH5V0B05P1Q1 is available at Aetrix Electronics and suitable for USB 2.0/3.0, HDMI 1.3/1.4, and SATA interface designs requiring stable component supply, consistent ESD performance across production lots, and long-term lifecycle support.
Supply support for TESDH5V0B05P1Q1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Taiwan Semiconductor Corporation (TSC) is a vertically integrated analog and discrete semiconductor manufacturer headquartered in Hsinchu, Taiwan, specializing in TVS diodes, ESD protectors, rectifiers, and MOSFETs for industrial and consumer markets.
The TESDH series is engineered specifically for ultra-high-speed digital interface protection, emphasizing sub-0.5pF capacitance, low clamping voltage, and full IEC61000-4-2/4-5 compliance-targeting USB, HDMI, and PCIe applications in portable and computing platforms.
FAQ
What is the maximum operating voltage for TESDH5V0B05P1Q1?
The TESDH5V0B05P1Q1 has a reverse working voltage (VRWM) of 5V, meaning it is rated for continuous operation in circuits with DC bias up to 5V. This makes it suitable for protecting 3.3V and 5V I/O lines, including USB 2.0/3.0, HDMI, and SATA interfaces. Exceeding 5V may cause premature conduction or reliability degradation. The TESDH5V0B05P1Q1 datasheet specifies VRWM = 5V with no minimum value-confirming strict 5V system compatibility.
Does TESDH5V0B05P1Q1 support bidirectional ESD protection?
Yes, the TESDH5V0B05P1Q1 provides true bidirectional protection using an internal symmetric diode pair architecture. Both pins function as cathodes, allowing clamping of positive and negative transients to ground without polarity constraints. This eliminates the need for external orientation checks during placement and ensures robust ±20kV IEC61000-4-2 protection on any single-ended or differential line. The TESDH5V0B05P1Q1 achieves this in a 2-pin DFN1006-2L package with no additional components required.
What is the junction capacitance of TESDH5V0B05P1Q1 and why does it matter?
The TESDH5V0B05P1Q1 exhibits 0.40pF typical junction capacitance at 1MHz and 0V bias. This ultra-low value is critical for high-speed data interfaces like USB 3.0 (5Gbps) and HDMI 1.4 (340MHz TMDS), where excess capacitance causes signal attenuation, rise-time degradation, and eye-diagram closure. At 0.4pF, the TESDH5V0B05P1Q1 introduces negligible loading-preserving signal integrity while delivering full ±20kV ESD immunity. Measured values stay within 0.4–0.5pF across production lots.
How does TESDH5V0B05P1Q1 perform under IEC61000-4-5 lightning surge conditions?
The TESDH5V0B05P1Q1 withstands 5.5A peak pulse current under the IEC61000-4-5 8/20μs waveform, corresponding to 46W non-repetitive peak pulse power. Its clamping voltage remains ≤8.5V at 5.5A, ensuring downstream 5V-tolerant ICs remain within safe operating limits. This performance is validated across temperature (−40°C to +85°C) and supports front-end protection of external ports such as HDMI, eSATA, and USB Type-A/B connectors. The TESDH5V0B05P1Q1's 0.37Ω dynamic resistance further stabilizes clamping behavior during fast-rising surges.
Is TESDH5V0B05P1Q1 compatible with automated SMT assembly processes?
Yes, the TESDH5V0B05P1Q1 uses the industry-standard DFN1006-2L package (1.0 × 0.6 mm, 0.4 mm pitch) and is qualified to moisture sensitivity level 1 per J-STD-020-meaning it can be stored indefinitely at ≤30°C/60% RH and subjected to standard reflow profiles (e.g., JEDEC J-STD-020 Class 3) without baking. Its halogen-free and RoHS-compliant construction meets IPC-J-STD-002/003 requirements. The TESDH5V0B05P1Q1 is supplied in 7" tape-and-reel (10,000 units/reel), optimized for high-speed pick-and-place equipment.
TESDH5V0B05P1Q1 M5G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Taiwan Semiconductor Corporation
- Package/Case:
- 0402 (1006 Metric)
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5V (Max)
- Voltage - Breakdown (Min):
- 7V
- Voltage - Clamping (Max) @ Ipp:
- 8.5V
- Current - Peak Pulse (10/1000µs):
- 5.5A (8/20µs)
- Power - Peak Pulse:
- 46W
- Power Line Protection:
- Yes
- Applications:
- DVI, HDMI, USB
- Capacitance @ Frequency:
- 0.4pF @ 1MHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- DFN1006-2L
TESDH5V0B05P1Q1 M5G FAQ
1.How can I place an order for TESDH5V0B05P1Q1 M5G through Aetrix?
Please submit a Request for Quotation (RFQ) for TESDH5V0B05P1Q1 M5G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TESDH5V0B05P1Q1 M5G reliable?
The price and inventory of TESDH5V0B05P1Q1 M5G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TESDH5V0B05P1Q1 M5G is usually 5 days.
3.What payment methods are accepted for TESDH5V0B05P1Q1 M5G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TESDH5V0B05P1Q1 M5G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TESDH5V0B05P1Q1 M5G?
TESDH5V0B05P1Q1 M5G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TESDH5V0B05P1Q1 M5G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TESDH5V0B05P1Q1 M5G?
For technical support, including TESDH5V0B05P1Q1 M5G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TESDH5V0B05P1Q1 M5G requirements.
6.How does Aetrix verify that TESDH5V0B05P1Q1 M5G is sourced from the original manufacturer or authorized distributors?
All TESDH5V0B05P1Q1 M5G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TESDH5V0B05P1Q1 M5G meets industry standards.
7.What is the process for return or replacement of TESDH5V0B05P1Q1 M5G?
All TESDH5V0B05P1Q1 M5G units undergo pre-shipment inspection (PSI). If there is an issue with TESDH5V0B05P1Q1 M5G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TESDH5V0B05P1Q1 M5G part is unused and in its original packaging.
Return procedure for TESDH5V0B05P1Q1 M5G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TESDH5V0B05P1Q1 M5G Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

