My Inquiry
My Account
Taiwan Semiconductor Corporation TESDU24V RGG
- Part No.:
- TESDU24V RGG
- Manufacturer:
- Taiwan Semiconductor Corporation
- Category:
- TVS Diodes
- Package:
- 0603 (1608 Metric)
- Datasheet:
-
TESDU24V RGG.pdf
- Description:
- 0603, 24V, 47W, 10PF, ESD PROTEC
- Quantity:
- Payment:
- Shipping:
Inventory:3,947
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TESDU24V RGG from Taiwan Semiconductor is a bi-directional ESD protection diode in 0603 package, rated for 24 V working voltage, ±15 kV air/±8 kV contact ESD immunity per IEC 61000-4-2, 47 W peak pulse power (8/20 µs), and 10 V clamping voltage at 1 A, used to safeguard USB 2.0, touch panel, and keypad I/O lines.
For engineers reviewing the TESDU24V RGG datasheet, TESDU24V RGG pinout, TESDU24V RGG application, or TESDU24V RGG equivalent, key selection criteria include clamping voltage at specified IPP, junction capacitance (15 pF), reverse stand-off voltage (24 V), moisture sensitivity level (MSL 1), and compatibility with high-temperature reflow (260 °C/10 s).
Technical Context
This device is a single-line, bi-directional TVS diode optimized for low-capacitance transient suppression on high-speed data and I/O interfaces. It features gold-plated terminals compliant with MIL-STD-705 Method 2026 and halogen-free construction per IEC 61249-2-21.
Designed as a direct replacement for multilayer varistors (MLVs) in portable electronics, it delivers lower clamping voltage and no performance degradation after repeated ESD events. Its 15 pF junction capacitance at 0 V and 1.0 MHz enables use on USB 2.0 and touch panel signal lines without signal integrity compromise.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Working Voltage (VRWM) | 24 V - Maximum continuous DC voltage the device blocks without conduction. |
| Reverse Breakdown Voltage (V(BR)) | 25 V min at 1 mA - Ensures reliable triggering above normal operating voltage. |
| Clamping Voltage (VC) | 10 V at IPP = 1 A - Limits transient voltage seen by protected IC to safe level during ESD event. |
| Peak Pulse Power (PPP) | 47 W (8/20 µs) - Sustains defined surge energy without failure under IEC 61000-4-2 test conditions. |
| Junction Capacitance (CJ) | 15 pF at 0 V, 1 MHz - Low enough to avoid signal distortion on USB 2.0 and touch panel data lines. |
| ESD Rating | ±15 kV air / ±8 kV contact per IEC 61000-4-2 - Meets industrial and consumer end-equipment immunity requirements. |
| Moisture Sensitivity Level | MSL 1 - No floor life limitation; suitable for standard SMT assembly without dry pack or baking. |
Pinout & Package
Package: 0603 small-outline plastic package (1.60–1.80 mm × 0.80–1.00 mm × 0.70–0.85 mm), halogen-free, RoHS-compliant, gold-plated terminals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode | Input/Line side terminal | Connected to protected I/O line; forms one side of bi-directional clamping path. |
| Cathode | Ground reference terminal | Connected to system ground; completes transient current path during ESD event. |
Key Features
| Feature | Design Value |
|---|---|
| Bi-directional clamping | Protects AC-coupled or floating I/O lines (e.g., USB D+/D−, touch panel X/Y) without polarity constraints. |
| Low clamping voltage | 10 V at 1 A ensures downstream ICs (e.g., USB transceivers, touch controllers) remain below absolute maximum ratings during ESD. |
| Small 0603 footprint | Enables placement adjacent to connectors or I/O pads-critical for minimizing inductance in ESD return path. |
| No performance degradation | Unlike MLVs, maintains consistent clamping and leakage after repeated ±8 kV contact discharges. |
| High-temp soldering support | Rated for 260 °C/10 s reflow-compatible with lead-free PCB assembly processes without delamination risk. |
Applications
| USB 2.0 Interface Protection | Capacitive Touch Panel I/O |
|---|---|
Use Scenario: Protecting D+ and D− differential pair in smartphone or tablet USB ports from user-hand ESD events. IC Role / Device Role / Timing Role: Bi-directional transient voltage suppressor placed between connector and USB PHY IC. Use Value: 15 pF capacitance avoids signal rise-time degradation; 10 V clamping prevents PHY latch-up during ±8 kV contact discharge. | Use Scenario: Shielding X/Y coordinate sense lines in mobile device touch panels from finger-tip ESD. IC Role / Device Role / Timing Role: Line-level ESD clamp on analog front-end inputs of touch controller ASIC. Use Value: MSL 1 rating allows direct placement on high-density flex PCBs; 24 V VRWM accommodates bias headroom in active-matrix touch designs. |
| Keypad and Side Key Protection | Portable Instrumentation I/O |
Use Scenario: Guarding mechanical or capacitive side keys on handheld medical or industrial devices. IC Role / Device Role / Timing Role: Single-line ESD shunt on each key's microcontroller GPIO input. Use Value: 47 W pulse power handles multiple fast ESD strikes; 3 mg weight minimizes mechanical stress on thin membrane switches. | Use Scenario: Securing analog sensor inputs (e.g., temperature, pressure) in battery-powered field instruments. IC Role / Device Role / Timing Role: Low-leakage (≤25 µA at 24 V) protector on signal conditioning path before ADC. Use Value: 25 V breakdown margin ensures robustness against supply rail transients; halogen-free compound meets IPC-J-STD-020 compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SMAJ24A-E3/57T (Vishay) | Unidirectional, DO-214AC package (3.5 mm × 1.6 mm), 300 W PPP, 38.9 V V(BR), 100 V VC @ 12.5 A | Higher clamping, larger footprint, suited for board-level power rail protection-not I/O line | Select only if protecting 24 V supply rails with higher surge energy; not suitable for USB/touch due to size and unidirectionality. |
| ESD9X24V SOD-923 (ON Semiconductor) | Bi-directional, SOD-923 (1.0 mm × 0.6 mm), 24 V VRWM, 12 V VC @ 1 A, 12 pF CJ, MSL 1 | Near-identical electrical specs but smaller footprint; lower PPP (24 W) limits multi-strike endurance | Preferred where board space is constrained; verify 24 W PPP suffices for required IEC 61000-4-2 test cycles. |
Compared with SMAJ24A-E3/57T and ESD9X24V, TESDU24V RGG uniquely balances 0603 size, 47 W pulse capability, and bi-directional 10 V clamping-making it optimal for compact, high-reliability I/O protection where both space and ESD robustness are critical.
Availability
TESDU24V RGG is available at Aetrix Electronics and suitable for USB 2.0 interface protection, capacitive touch panel I/O, and keypad/side key ESD hardening requiring stable component supply across consumer, industrial, and medical portable designs.
Supply support for TESDU24V RGG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Taiwan Semiconductor Corporation (TSC) is a vertically integrated semiconductor manufacturer specializing in discrete power and signal components, with global distribution and AEC-Q200 qualified product lines.
TESDU24V RGG belongs to TSC's Small Signal Product family, engineered specifically for ultra-compact, high-surge-capability ESD protection in space-constrained portable electronics.
FAQ
What is the clamping voltage of TESDU24V RGG at 5 A peak pulse current?
The clamping voltage of TESDU24V RGG is 51 V at 5 A peak pulse current (8/20 µs waveform), as specified in the "Clamping Voltage" table of the H1601 datasheet. This value defines the maximum voltage imposed on the protected line during a high-energy ESD event, ensuring downstream ICs remain within safe operating limits when subjected to worst-case transients.
Is TESDU24V RGG compatible with lead-free reflow soldering processes?
Yes, TESDU24V RGG is qualified for high-temperature soldering at 260 °C for 10 seconds, fully supporting lead-free reflow profiles per J-STD-020. Its 0603 package and gold-plated terminals ensure reliable wetting and intermetallic formation without delamination or voiding during standard SMT assembly.
Does TESDU24V RGG meet RoHS and halogen-free requirements?
Yes, TESDU24V RGG complies with RoHS Directive 2011/65/EU and is halogen-free per IEC 61249-2-21. The green compound packaging and absence of brominated flame retardants or chlorine-based materials are confirmed in the H1601 revision documentation and supported by TSC's material declarations.
Can TESDU24V RGG be used to protect a 3.3 V logic line?
No, TESDU24V RGG is not recommended for 3.3 V logic lines because its 24 V reverse stand-off voltage (VRWM) exceeds typical 3.3 V rail margins, risking insufficient voltage headroom and potential leakage or false triggering. For 3.3 V interfaces, TESDU5V0 RGG-with 5 V VRWM and 9.8 V clamping-is the appropriate variant in the same family.
What is the junction capacitance of TESDU24V RGG and why does it matter?
The junction capacitance of TESDU24V RGG is 15 pF measured at 0 V and 1.0 MHz. This low value is critical for preserving signal integrity on high-speed lines like USB 2.0 and touch panel interfaces-excessive capacitance would attenuate edge rates, increase bit error rates, or cause timing skew in differential pairs.
TESDU24V RGG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Taiwan Semiconductor Corporation
- Package/Case:
- 0603 (1608 Metric)
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 1
- Voltage - Reverse Standoff (Typ):
- 24V
- Voltage - Breakdown (Min):
- 25V
- Voltage - Clamping (Max) @ Ipp:
- 51V
- Current - Peak Pulse (10/1000µs):
- 5A
- Power - Peak Pulse:
- 47W
- Power Line Protection:
- No
- Applications:
- USB
- Capacitance @ Frequency:
- 10pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 0603
TESDU24V RGG FAQ
1.How can I place an order for TESDU24V RGG through Aetrix?
Please submit a Request for Quotation (RFQ) for TESDU24V RGG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TESDU24V RGG reliable?
The price and inventory of TESDU24V RGG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TESDU24V RGG is usually 5 days.
3.What payment methods are accepted for TESDU24V RGG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TESDU24V RGG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TESDU24V RGG?
TESDU24V RGG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TESDU24V RGG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TESDU24V RGG?
For technical support, including TESDU24V RGG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TESDU24V RGG requirements.
6.How does Aetrix verify that TESDU24V RGG is sourced from the original manufacturer or authorized distributors?
All TESDU24V RGG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TESDU24V RGG meets industry standards.
7.What is the process for return or replacement of TESDU24V RGG?
All TESDU24V RGG units undergo pre-shipment inspection (PSI). If there is an issue with TESDU24V RGG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TESDU24V RGG part is unused and in its original packaging.
Return procedure for TESDU24V RGG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TESDU24V RGG Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
