Texas Instruments TMS3705EDRQ1
- Part No.:
- TMS3705EDRQ1
- Manufacturer:
- Texas Instruments
- Category:
- RFID, RF Access, Monitoring ICs
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TMS3705EDRQ1.pdf
- Description:
- MICROCONTROLLER 16BIT
- Quantity:
- Payment:

- Shipping:

Inventory:4,026
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMS3705EDRQ1 from Texas Instruments is a transponder base station IC for TI-RFid™ systems, driving antenna coils (100–1000 µH), transmitting FSK-modulated 134.2 kHz carrier signals, and demodulating transponder responses with integrated digital demodulator and PLL-based 16 MHz internal clock generation. It operates in automotive-grade environments (–40°C to +85°C) and interfaces directly with microcontrollers via SCI.
For engineers reviewing the TMS3705EDRQ1 datasheet, TMS3705EDRQ1 pinout, TMS3705EDRQ1 application, or TMS3705EDRQ1 equivalent, key selection criteria include its HDX/FSK transponder compatibility (DST40/DST80/MPT), SOIC-16 package constraints, sleep-mode current (0.2 mA), short-circuit protected full-bridge driver, and diagnostic capability during antenna charge phase.
Technical Context
The TMS3705EDRQ1 implements a programmable frequency divider (division factor 114–124) to tune carrier output from 134.2 kHz nominal across transponder resonance tolerances, with on-chip PLL generating 16 MHz internal clock from 4 MHz external oscillator input. Its RF amplifier delivers ≥2 MHz gain-bandwidth product and <16° phase shift at 134 kHz, enabling stable analog front-end signal conditioning before band-pass filtering (24–500 kHz) and limiter-based FSK demodulation.
Control logic manages three operational phases-charge, read, and write-with synchronous/asynchronous SCI interface, built-in diagnosis during charge phase using SENSE pin current threshold (80–240 µA), and overcurrent protection triggering within 10 µs followed by 2–2.1 ms recovery delay. The full bridge uses P/N-channel MOSFETs with ΣRDS(on) = 7–14 Ω and 38–42% duty cycle for precise HDX waveform generation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Carrier frequency | 134.2 kHz nominal; adjustable via programmable divider (114–124) to match transponder resonance |
| Supply voltage | 4.5–5.5 Vdc; dual-rail supply (VDDA/VSSA for drivers, VDD/VSS for logic) enables isolated power domains |
| Sleep current | 0.015–0.2 mA; enters sleep 100 ms after TXCT high, reducing system standby power |
| Data rate | Up to 8 kbps; supports HDX protocol with FSK encoding (123 kHz high-bit / 134.2 kHz low-bit) |
| Antenna drive | Full-bridge output (ANT1/ANT2); ±1.1 A peak current, short-circuit protected, ΣRDS(on) = 7–14 Ω |
| Demodulation method | Digital FSK demodulator with adaptive threshold (6.5 kHz offset from measured low-bit freq, ±0.55 kHz hysteresis) |
| Oscillator input | 4 MHz external crystal/resonator on OSC1/OSC2; PLL multiplies to 16 MHz internal clock (F_SEL = high) |
Pinout & Package
Package: 16-pin SOIC (D), body size 9.9 mm × 3.91 mm, thermal resistance RθJA = 130 °C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 SENSE | Analog input | RF amplifier input; used for diagnosis via internal switchable resistor and external SENSE network |
| 2 SFB | Analog output | RF amplifier output; feeds band-pass filter and limiter stage for FSK signal conditioning |
| 3 D_TST | Digital output | PLL test output; provides 16 MHz clock signal for validation and timing analysis |
| 4 A_TST | Analog output | Analog test output; monitors internal analog signal paths during development and calibration |
| 5 ANT1 / 7 ANT2 | Driver outputs | Full-bridge antenna terminals; deliver differential 134.2 kHz carrier with short-circuit protection |
| 6 VSSA / 8 VDDA | Power rails | Ground and supply for full-bridge drivers and analog front-end; isolated from logic domain |
| 9 VDD / 12 VSS/VSSB | Power rails | Logic supply and ground; includes PLL and digital control blocks; VSSB shared with PLL ground |
| 10 OSC2 / 11 OSC1 | Oscillator interface | Crystal/resonator connection points; accepts 4 MHz input to generate internal 16 MHz clock via PLL |
| 14 SCIO | Digital output | SCI serial data output to microcontroller; transmits diagnosis bytes and transponder response data |
| 15 F_SEL | Digital input | PLL multiplication control; high = ×4 (16 MHz), low = ×8 (32 MHz); default high for TMS3705EDRQ1 |
| 16 TXCT | Digital input | Transmit control; low = active mode, high = sleep entry after 100 ms; initiates charge/read/write sequences |
Key Features
| Feature | Design Value |
|---|---|
| HDX/FSK transponder interface | Supports DST40, DST80, MPT transponders (e.g., TMS37145TEAx, TMS37x128xx); not compatible with AES transponders |
| Integrated PLL clock generator | Generates precise 16 MHz internal clock from 4 MHz external source; eliminates need for separate clock IC |
| On-chip diagnosis circuitry | Detects antenna coil integrity and full-bridge operation during charge phase using SENSE pin current threshold |
| Short-circuit protected full bridge | Switches off in <10 µs on overcurrent; recovers in 2–2.1 ms; prevents supply collapse and component damage |
| Automotive-grade qualification | Specified for –40°C to +85°C ambient; meets AEC-Q100 stress test requirements for car access and immobilization |
Applications
| Car Access System | Vehicle Immobilizer |
|---|---|
Use Scenario: Passive keyless entry (PKE) reader embedded in door handle detects transponder key fob within ~1 m range. IC Role / Device Role / Timing Role: Base station IC generates 134.2 kHz magnetic field to energize transponder, receives FSK-coded ID response, and forwards decoded data to MCU via SCIO. Use Value: Enables reliable low-power communication with DST40/DST80 keys; sleep current ≤0.2 mA extends battery life in unattended vehicle states. |
Use Scenario: Ignition-integrated reader verifies transponder authenticity before enabling engine start sequence. IC Role / Device Role / Timing Role: Drives antenna coil during charge phase, performs real-time resonance-frequency measurement, and validates transponder response using digital demodulator with adaptive FSK threshold. Use Value: Meets ISO 11784/11785 and SAE J2939 security requirements; diagnosis function confirms antenna integrity prior to authentication. |
| Building Access Control | Livestock Identification Reader |
Use Scenario: Wall-mounted RFID reader at office entrance reads employee badges containing MPT transponders. IC Role / Device Role / Timing Role: Controls full-bridge antenna driver to transmit modulated carrier, demodulates FSK response, and clocks out data synchronously via TXCT/SCIO handshake. Use Value: Supports up to 8 kbps data rate for fast badge verification; SOIC-16 package allows compact PCB layout in space-constrained enclosures. |
Use Scenario: Handheld reader scans ear tags on cattle, sheep, or pigs equipped with TMS37x158xx transponders. IC Role / Device Role / Timing Role: Provides robust magnetic field coupling to low-inductance animal tags (100–1000 µH), handles wide resonance tolerance via programmable frequency divider, and reports diagnostics via SCIO. Use Value: Maintains link reliability across varying coil geometries and environmental noise; short-circuit protection prevents field failure in rugged farm conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar transponder base station applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS3705FDRQ1 | Direct replacement per TI documentation; identical SOIC-16 package, same pinout, same electrical specs, improved production yield and long-term availability | Functionally identical for DST40/DST80/MPT transponders; recommended for new designs where lifecycle continuity is critical | Select TMS3705FDRQ1 for new designs requiring guaranteed supply; TMS3705EDRQ1 remains valid for legacy BOMs with existing inventory |
| TMS3705DDRQ1 | Same SOIC-16 package and pinout; differs in PLL configuration - optimized for AES transponders (TRPWS21GTEA, RF430F5xxx), not compatible with DST40/DST80/MPT | Designed for AES encryption-based transponders only; cannot substitute in DST40/DST80/MPT systems without firmware and antenna redesign | Only consider TMS3705DDRQ1 when migrating to AES-enabled transponder architecture; incompatible with TMS3705EDRQ1's target transponder family |
Compared with TMS3705EDRQ1, TMS3705FDRQ1 offers identical functionality with enhanced manufacturing support, while TMS3705DDRQ1 serves a distinct transponder security tier and requires full system revalidation - making FDRQ1 the preferred upgrade path for continuity, and DDRQ1 a non-interchangeable alternative for AES-specific deployments.
Availability
TMS3705EDRQ1 is available at Aetrix Electronics and suitable for automotive access systems, vehicle immobilization modules, and industrial RFID readers requiring stable component supply, AEC-Q100-aligned performance, and long-term production support.
Supply support for TMS3705EDRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and wireless connectivity solutions, with leadership in automotive, industrial, and communications markets.
The TMS3705 product line delivers transponder base station ICs engineered specifically for contactless identification in safety-critical automotive and industrial environments, emphasizing magnetic field control, FSK demodulation accuracy, and diagnostic reliability.
FAQ
What transponder types are compatible with the TMS3705EDRQ1?
The TMS3705EDRQ1 is explicitly recommended for DST40, DST80, and MPT transponders such as TMS37145TEAx, TMS37x128xx, and RI-TRP-DR2B-xx. It is not compatible with AES transponder products like TRPWS21GTEA or RF430F5xxx - those require TMS3705DDRQ1 or TMS3705GDRQ1. This distinction is documented in TI's official device information table and description section.
Does the TMS3705EDRQ1 include an integrated oscillator or require an external crystal?
The TMS3705EDRQ1 supports both configurations: it can operate with a 4 MHz ceramic resonator connected between OSC1 and OSC2, or accept a 4 MHz (or 2 MHz) digital clock signal on OSC1. An on-chip PLL then generates the required 16 MHz internal clock. No external crystal is mandatory - the choice depends on system-level clock architecture and jitter requirements.
How does the TMS3705EDRQ1 handle antenna coil diagnostics?
The TMS3705EDRQ1 performs automatic diagnosis during the antenna charge phase by switching an internal resistor to ground on the SENSE pin, forming a voltage divider with the external SENSE resistor. If the resulting current exceeds 80–240 µA, the diagnosis passes and proceeds to transponder communication; otherwise, it reports failure via the SCIO diagnostic byte. This occurs before every read/write sequence.
What is the role of the F_SEL pin on the TMS3705EDRQ1?
The F_SEL pin configures the PLL multiplication factor: when high (default), it selects ×4 multiplication (4 MHz → 16 MHz); when low, it selects ×8 (4 MHz → 32 MHz). For TMS3705EDRQ1, F_SEL must be held high to achieve the specified 16 MHz internal clock required for correct carrier generation and demodulation timing - mismatched F_SEL states cause functional failure.
Can the TMS3705EDRQ1 be used in synchronous or asynchronous SCI communication modes?
Yes, the TMS3705EDRQ1 supports both modes via the SCIO pin. In asynchronous mode, data is transmitted with NRZ encoding and fixed tsci ≈ 64 µs/bit. In synchronous mode, TXCT acts as a clock signal, with tsync adjustable between 4–100 µs, enabling precise timing control for microcontrollers with limited UART flexibility. Mode selection is configured via the mode control register.
TMS3705EDRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- RFID Reader
- Frequency:
- 134.2kHz
- Standards:
- -
- Interface:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
TMS3705EDRQ1 FAQ
1.How can I place an order for TMS3705EDRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for TMS3705EDRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TMS3705EDRQ1 reliable?
The price and inventory of TMS3705EDRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TMS3705EDRQ1 is usually 5 days.
3.What payment methods are accepted for TMS3705EDRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TMS3705EDRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TMS3705EDRQ1?
TMS3705EDRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TMS3705EDRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TMS3705EDRQ1?
For technical support, including TMS3705EDRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TMS3705EDRQ1 requirements.
6.How does Aetrix verify that TMS3705EDRQ1 is sourced from the original manufacturer or authorized distributors?
All TMS3705EDRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TMS3705EDRQ1 meets industry standards.
7.What is the process for return or replacement of TMS3705EDRQ1?
All TMS3705EDRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with TMS3705EDRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TMS3705EDRQ1 part is unused and in its original packaging.
Return procedure for TMS3705EDRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TMS3705EDRQ1 Tags

-
SL2S2602FTBX
NXP Semiconductors

-
ST25DV04K-IER6S3
STMicroelectronics

-
ST25DV04K-IER6C3
STMicroelectronics

-
LXMSJZNCMD-217
Murata Electronics

-
NT3H2111W0FTTJ
NXP Semiconductors

-
NT3H2111W0FHKH
NXP Semiconductors

-
M24LR04E-RMC6T/2
STMicroelectronics

-
ST25DV04KC-JF6D3
STMicroelectronics

-
ST25DV64KC-IE6S3
STMicroelectronics
-
ST25DV64K-IER6T3
STMicroelectronics

-
NT3H2211W0FTTJ
NXP Semiconductors

-
NT3H2211W0FHKH
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
