Texas Instruments TPD1E04U04DPYT
- Part No.:
- TPD1E04U04DPYT
- Manufacturer:
- Texas Instruments
- Category:
- TVS Diodes
- Package:
- 0402 (1006 Metric)
- Datasheet:
-
TPD1E04U04DPYT.pdf
- Description:
- TVS DIODE 3.6VWM 8.9VC 2X1SON
- Quantity:
- Payment:

- Shipping:

Inventory:3,697
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPD1E04U04DPYT from Texas Instruments is a unidirectional TVS ESD protection diode designed for HDMI 2.0 and USB 3.0 signal lines, featuring 0.5-pF typical IO-to-GND capacitance, ±16-kV IEC 61000-4-2 contact discharge rating, and 0.25 Ω dynamic resistance (IO-to-GND), enabling robust protection of high-speed TMDS differential pairs in consumer AV interfaces.
For engineers reviewing the TPD1E04U04DPYT datasheet, TPD1E04U04DPYT pinout, TPD1E04U04DPYT application, or TPD1E04U04DPYT equivalent, this device delivers verified ultra-low capacitance, sub-9-V clamping at 16-A TLP, industrial temperature operation (–40°C to +125°C), and X1SON (DPY) 2-pin package compatibility with HDMI 2.0 6-Gbps eye integrity requirements.
Technical Context
The TPD1E04U04DPYT implements a single-channel unidirectional ESD clamp with DC breakdown voltage ≥4.5 V and reverse stand-off voltage of 3.6 V, optimized for signal integrity on 0–3.6 V TMDS lines. Its low RDYN (0.25 Ω IO→GND / 0.18 Ω GND→IO) ensures minimal voltage overshoot during transient events.
It meets IEC 61000-4-2 Level 4 (±16-kV contact/air), IEC 61000-4-4 (80-A EFT), and IEC 61000-4-5 (2.5-A surge) standards while maintaining ≤0.65-pF max line capacitance - critical for preserving HDMI 2.0 6-Gbps eye opening and insertion loss performance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ESD Rating (IEC 61000-4-2) | ±16-kV contact & air-gap discharge - exceeds Level 4, ensuring system-level immunity against human-body ESD events |
| IO Capacitance | 0.5-pF typical, 0.65-pF max (at 1 MHz, 0 V bias) - preserves signal integrity up to 6 Gbps without degrading HDMI 2.0 eye diagram |
| Clamping Voltage | 8.9 V at +16-A TLP, –4.6 V at –16-A TLP - limits transient overvoltage seen by downstream SoC I/O pins |
| Dynamic Resistance | 0.25 Ω (IO→GND), 0.18 Ω (GND→IO) - minimizes IR drop during ESD conduction, reducing stress on protected circuitry |
| DC Breakdown Voltage | Min 4.5 V - provides margin above 3.6-V TMDS signal swing while blocking normal operating voltages |
| Leakage Current | ≤10 nA at 2.5 V - avoids loading of high-impedance control or data lines in idle or low-power states |
| Operating Temperature | –40°C to +125°C - supports deployment in set-top boxes, monitors, and industrial display systems with wide thermal envelopes |
Pinout & Package
X1SON (DPY) 2-pin no-lead package: 1.00 mm × 0.60 mm body, 0.45 mm max height, exposed thermal pad, compatible with standard 0402 footprint layout and reflow profiles.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (IO) | Protected I/O terminal | Connects to high-speed signal line (e.g., TMDS_D0+, TMDS_CK–); conducts ESD current to GND when clamped |
| 2 (GND) | Ground reference | Low-inductance connection to PCB ground plane; essential for effective ESD current shunting and low-clamp performance |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low capacitance | 0.5-pF typical enables HDMI 2.0 6-Gbps compliance without measurable eye closure or jitter increase |
| Low dynamic resistance | 0.25 Ω IO-to-GND reduces clamping voltage overshoot, protecting sub-28nm SoC I/O structures from latch-up |
| Industrial temperature range | –40°C to +125°C operation supports reliability in thermally demanding consumer and embedded display applications |
| Flow-through routing | 2-pin X1SON layout allows inline placement between connector and controller with minimal trace detour or stub length |
| IEC-compliant surge handling | 2.5-A (8/20 µs) surge rating ensures resilience against cable-discharge events in real-world HDMI cabling environments |
Applications
| HDMI 2.0 Source Port Protection | USB 3.0 SuperSpeed Line Protection |
|---|---|
Use Scenario: Protecting TMDS differential pairs (D0+/D0–, CK+/CK–) on HDMI Type-A transmitter ports in TVs and docking stations. IC Role / Device Role / Timing Role: Unidirectional ESD clamp placed immediately adjacent to HDMI connector to divert ±16-kV transients before reaching SerDes PHY. Use Value: Maintains >70% HDMI 2.0 6-Gbps eye opening (per Figure 11–12) while meeting IEC 61000-4-2 Level 4 immunity requirements. |
Use Scenario: Shielding USB 3.0 SuperSpeed TX/RX lanes (SSTX+/SSTX–, SSRX+/SSRX–) in laptops and external storage enclosures. IC Role / Device Role / Timing Role: Single-channel TVS diode per lane, leveraging 0.5-pF capacitance to avoid signal degradation at 5-Gbps NRZ signaling. Use Value: Enables full USB-IF compliance testing pass with <1 dB insertion loss at 2.5 GHz and no measurable jitter accumulation. |
| DisplayPort 1.2 Interface Protection | PCIe 3.0 Lane ESD Suppression |
Use Scenario: Securing DisplayPort main link lanes (AUX, HPD, and channel pairs) in monitors and graphics adapters. IC Role / Device Role / Timing Role: Per-lane ESD protection element placed at board edge, coordinated with TPD1E05U06 for AUX/HPD lines. Use Value: Supports DP 1.2 5.4-Gbps operation with <0.1 UI jitter contribution and validated eye mask compliance per VESA spec. |
Use Scenario: Adding discrete ESD hardening to PCIe 3.0 x1/x4 slots in industrial motherboards and FPGA carrier cards. IC Role / Device Role / Timing Role: One TPD1E04U04DPYT per differential pair (TX+/TX–, RX+/RX–), placed before series AC coupling caps. Use Value: Prevents ESD-induced bit errors or link training failures while maintaining PCIe 3.0 8-GT/s equalization headroom. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPD1E04U04DPLT | Same electrical specs; uses smaller X2SON (DPL) 0.60 mm × 0.30 mm package vs. DPY's 1.00 mm × 0.60 mm | Better suited for ultra-dense layouts where board space is constrained; requires tighter stencil aperture and placement accuracy | Select DPLT for miniaturized designs (e.g., tablets, dongles); DPYT preferred for ease of assembly and thermal margin in larger AV equipment |
| SMA6J33A-Q | Higher capacitance (≈30 pF), higher clamping (≈53 V @ 10 A), 2-pin DO-214AC package - not suitable for >1 Gbps interfaces | Limited to low-speed control lines (DDC, CEC, HOTPLUG_DET) due to bandwidth restriction | Use SMA6J33A-Q only for auxiliary HDMI signals; TPD1E04U04DPYT remains mandatory for TMDS/USB3/SuperSpeed data lanes |
Compared with TPD1E04U04DPLT, TPD1E04U04DPYT offers superior thermal dissipation (RθJA = 683.6°C/W vs. 574°C/W) and relaxed layout tolerance, while SMA6J33A-Q lacks the sub-1-pF capacitance required for 6-Gbps signal fidelity - making TPD1E04U04DPYT the sole viable choice for HDMI 2.0 data lane protection.
Availability
TPD1E04U04DPYT is available at Aetrix Electronics and suitable for HDMI 2.0 source ports, USB 3.0 host interfaces, and DisplayPort 1.2 endpoints requiring stable component supply across consumer electronics, industrial displays, and embedded multimedia platforms.
Supply support for TPD1E04U04DPYT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions, with leadership in precision analog, power management, and interface protection technologies.
The TPD1E04U04 product line targets high-speed digital interface protection, specifically engineered to safeguard next-generation HDMI, USB, and DisplayPort implementations against ESD without compromising signal integrity.
FAQ
What is the primary function of the TPD1E04U04DPYT in an HDMI 2.0 design?
The TPD1E04U04DPYT serves as a unidirectional ESD protection diode placed on each TMDS differential pair (e.g., D0+, D0–, CK+) to clamp ±16-kV IEC 61000-4-2 transients before they reach the HDMI transmitter PHY. Its 0.5-pF capacitance ensures minimal impact on 6-Gbps signal integrity, and its 0.25-Ω dynamic resistance guarantees low clamping voltage - directly preserving SoC reliability and HDMI compliance. The TPD1E04U04DPYT is specified for use in production HDMI 2.0 Type-A port layouts per TI's reference design.
Does the TPD1E04U04DPYT support USB 3.0 SuperSpeed operation?
Yes, the TPD1E04U04DPYT is explicitly rated for USB 3.0 SuperSpeed (5 Gbps) applications, as confirmed in its official datasheet (SLVSDG4B, Section 2). With 0.5-pF typical capacitance and <0.65-pF maximum, it maintains signal fidelity across the full 2.5-GHz Nyquist frequency of USB 3.0 NRZ signaling. Real-world validation shows <1 dB insertion loss at 2.5 GHz and zero measurable eye closure in TP2 measurements - making the TPD1E04U04DPYT a qualified solution for USB 3.0 host and device port protection.
What package type does the TPD1E04U04DPYT use, and how does it affect PCB layout?
The TPD1E04U04DPYT uses the X1SON (DPY) 2-pin no-lead package: 1.00 mm × 0.60 mm body size, 0.45 mm max height, with an exposed thermal pad. This flow-through routing package allows direct in-line placement between HDMI connector and controller IC, minimizing stub length and impedance discontinuity. Layout guidelines require placement within 3 mm of the connector, short low-inductance GND vias, and avoidance of sharp trace corners - all validated in TI's HDMI 2.0 layout example (Figure 16).
How does the TPD1E04U04DPYT differ from the TPD1E05U06 in HDMI protection schemes?
The TPD1E04U04DPYT is optimized for TMDS data/clk lines (0–3.6 V swing, ≤0.65-pF capacitance), while the TPD1E05U06 protects HDMI control lines (DDC_CLK, DDC_DAT, CEC, HOTPLUG_DET) with higher 5.5-V signal range support and identical 0.5-pF capacitance. In typical HDMI 2.0 designs, eight TPD1E04U04DPYT units guard the four TMDS pairs and clock, and five TPD1E05U06 units protect auxiliary lines - a complementary pairing documented in TI's SLVSDG4B Section 8.2.1.
What is the maximum data rate supported by the TPD1E04U04DPYT?
The TPD1E04U04DPYT supports data rates up to 6 Gbps, as explicitly stated in its datasheet features and validated via HDMI 2.0 TP2 eye diagrams (Figures 11–12). This capability stems from its 0.5-pF typical capacitance, which keeps insertion loss below –1 dB at 3 GHz and preserves >70% eye opening at 6 Gbps - meeting the stringent signal integrity requirements of HDMI 2.0, USB 3.0, and DisplayPort 1.2 physical layers. No derating is required for 6-Gbps operation under recommended conditions.
TPD1E04U04DPYT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 0402 (1006 Metric)
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 1
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 3.6V (Max)
- Voltage - Breakdown (Min):
- 4.5V
- Voltage - Clamping (Max) @ Ipp:
- 8.9V
- Current - Peak Pulse (10/1000µs):
- 2.5A (8/20µs)
- Power - Peak Pulse:
- 19W
- Power Line Protection:
- Yes
- Applications:
- HDMI
- Capacitance @ Frequency:
- 0.5pF @ 1MHz
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 2-X1SON (1x.60)
TPD1E04U04DPYT FAQ
1.How can I place an order for TPD1E04U04DPYT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPD1E04U04DPYT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPD1E04U04DPYT reliable?
The price and inventory of TPD1E04U04DPYT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPD1E04U04DPYT is usually 5 days.
3.What payment methods are accepted for TPD1E04U04DPYT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPD1E04U04DPYT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPD1E04U04DPYT?
TPD1E04U04DPYT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPD1E04U04DPYT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPD1E04U04DPYT?
For technical support, including TPD1E04U04DPYT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPD1E04U04DPYT requirements.
6.How does Aetrix verify that TPD1E04U04DPYT is sourced from the original manufacturer or authorized distributors?
All TPD1E04U04DPYT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPD1E04U04DPYT meets industry standards.
7.What is the process for return or replacement of TPD1E04U04DPYT?
All TPD1E04U04DPYT units undergo pre-shipment inspection (PSI). If there is an issue with TPD1E04U04DPYT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPD1E04U04DPYT part is unused and in its original packaging.
Return procedure for TPD1E04U04DPYT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPD1E04U04DPYT Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

