Texas Instruments TPD2E009DBZR
- Part No.:
- TPD2E009DBZR
- Manufacturer:
- Texas Instruments
- Category:
- TVS Diodes
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
TPD2E009DBZR.pdf
- Description:
- TVS DIODE 5.5VWM 8VC SOT23-3
- Quantity:
- Payment:

- Shipping:

Inventory:14,542
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPD2E009DBZR from Texas Instruments is a dual-channel unidirectional TVS diode array designed for ESD protection of high-speed differential interfaces. It delivers ±8-kV IEC 61000-4-2 contact/air-gap ESD immunity, supports data rates up to 6 Gbps, and features 0.9-pF typical I/O capacitance (DBZ package) with 1-Ω dynamic resistance - enabling low-clamp-voltage protection (8 V at 1 A) in HDMI 2.0, USB 3.0, and eSATA applications.
For engineers reviewing the TPD2E009DBZR datasheet, TPD2E009DBZR pinout, TPD2E009DBZR application, or TPD2E009DBZR equivalent, key selection criteria include its flow-through SOT-23 (DBZ) pin mapping, differential capacitance matching (<0.05 pF), IEC 61000-4-5 surge rating (5 A, 8/20 µs), and compatibility with 0–5.5 V signal rails in space-constrained portable designs.
Technical Context
The TPD2E009DBZR implements a passive, unidirectional clamping architecture with separate D+ and D– ESD ports referenced to GND. Its monolithic silicon design ensures matched capacitance between differential lines (<0.05 pF), minimizing skew and signal distortion at frequencies up to 3 GHz (6-Gbps NRZ).
It operates within –40°C to +85°C, activates above 7-V breakdown voltage (VBR), clamps transients to ≤8 V at 1-A peak current, and maintains <0.1 µA leakage at 2.5 V - all without requiring external power or biasing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate Support | Up to 6 Gbps - enables use in HDMI 2.0, USB 3.0, and eSATA physical layers without signal integrity degradation. |
| I/O Capacitance (Typ) | 0.9 pF (DBZ package) - low enough to avoid measurable insertion loss or eye closure at 3 GHz operating frequency. |
| ESD Protection Level | ±8-kV IEC 61000-4-2 contact & air-gap - meets Level 4 system-level ESD immunity requirements for end-user interface ports. |
| Clamp Voltage | 8 V at 1-A transient - limits stress on downstream PHY ICs during ESD events while staying below typical 10-V absolute maximum ratings. |
| Dynamic Resistance | 1 Ω - ensures rapid voltage stabilization during fast-rising ESD pulses, reducing energy dissipation in protected circuitry. |
| Surge Current Rating | 5 A (IEC 61000-4-5, 8/20 µs) - provides secondary lightning-surge robustness for industrial or docking-station applications. |
| Reverse Standoff Voltage | 5.5 V - matches standard 3.3-V and 5-V interface supply rails, preventing false triggering during normal operation. |
Pinout & Package
SOT-23 (DBZ) package: 2.92 mm × 1.30 mm body, 1.12 mm max height, 3-pin surface-mount outline with gull-wing leads. Optimized for flow-through routing - D+ and D– enter/exit opposite sides, minimizing trace stubs and preserving differential impedance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| D+ | ESD port (anode) | Connects directly to high-speed differential data line (+); clamps positive transients to GND via internal unidirectional diode. |
| D– | ESD port (anode) | Connects directly to complementary differential data line (–); matched capacitance and timing ensure <0.05-pF inter-pair skew. |
| GND | Reference terminal (cathode common) | Low-inductance ground return path for both clamps; must be connected to solid system ground plane near connector. |
Key Features
| Feature | Design Value |
|---|---|
| Flow-through pin mapping | Enables straight-line PCB routing across differential pairs - eliminates vias, stubs, or length mismatches that degrade 6-Gbps signal integrity. |
| Differential capacitance matching | <0.05 pF difference between D+ and D– paths - preserves common-mode rejection and minimizes deterministic jitter in HDMI/USB links. |
| Unidirectional clamping | Protects 0–5.5 V signal rails only; prevents forward conduction during normal logic transitions, eliminating DC loading or signal distortion. |
| Low-leakage standby mode | <0.1 µA at 2.5 V - avoids battery drain in portable devices and prevents false triggering in always-on interface receivers. |
| Industry-standard DBZ footprint | Compatible with existing SOT-23 reflow profiles and AOI inspection tools - no process change required for legacy board assembly lines. |
Applications
| HDMI 2.0 Interface Protection | USB 3.0 SuperSpeed Lane Protection |
|---|---|
Use Scenario: ESD protection for HDMI 2.0 source ports on set-top boxes and media players exposed to frequent cable insertion/removal. IC Role / Device Role / Timing Role: Passive TVS clamp placed immediately adjacent to HDMI Type-A connector, shunting ESD energy from TMDS clock/data pairs to chassis ground before reaching SerDes PHY. Use Value: Maintains 18-Gbps aggregate bandwidth by limiting added capacitance to 0.9 pF per lane and preserving differential impedance via matched D+/D– layout. |
Use Scenario: Protecting USB 3.0 SuperSpeed differential lanes (SSTX+/SSTX–, SSRX+/SSRX–) in ultrabooks and docking stations. IC Role / Device Role / Timing Role: One TPD2E009DBZR per differential pair; positioned at edge connector to intercept human-body-model (HBM) and IEC contact discharges before signal conditioning ICs. Use Value: Enables compliance with USB-IF ESD test requirements (±8 kV contact) while adding <0.1 dB insertion loss at 2.5 GHz - no equalization adjustment needed. |
| eSATA Gen II Port Protection | Industrial Ethernet PHY Interface Protection |
Use Scenario: Safeguarding eSATA 3.0 (6 Gbps) host controller ports in NAS enclosures and DVRs subjected to field ESD events. IC Role / Device Role / Timing Role: Dual-channel TVS placed between eSATA receptacle and SATA PHY, with GND tied to metal shield for lowest possible inductance path. Use Value: Survives repeated ±8-kV contact discharges without parameter shift; 1-Ω RDYN holds clamp voltage ≤8 V, protecting PHY's 1.2-V core I/O. |
Use Scenario: Adding system-level ESD robustness to 1000BASE-T PHY differential pairs in industrial gateways and PoE switches. IC Role / Device Role / Timing Role: Secondary protection stage after common-mode chokes; handles fast-rising ESD transients that bypass transformer isolation. Use Value: Complements IEC 61000-4-5 surge rating (5 A) to meet EN 61000-4-5 Level 4, while 0.9-pF capacitance avoids violating IEEE 802.3ab return-loss specs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPD2E009DRTR | Same electrical specs but in smaller DRT package (1.00 mm × 0.80 mm); 0.7-pF capacitance vs DBZ's 0.9 pF. | Better suited for ultra-dense portable PCBs where board area is constrained; requires tighter placement tolerance near connectors. | Select DRTR when footprint reduction outweighs ease of solder inspection; DBZ offers wider solder joint margin and legacy compatibility. |
| ESD5V3U2MUTAG | 0.5-pF capacitance, ±12-kV HBM, but bidirectional clamping and higher 12-V clamp voltage at 1 A. | Used in lower-speed (≤3 Gbps) interfaces where ultra-low capacitance is prioritized over IEC 61000-4-2 compliance. | Choose only if system-level testing confirms ±12-kV HBM suffices and 12-V clamping is acceptable for downstream 3.3-V PHYs. |
Compared with TPD2E009DBZR, TPD2E009DRTR offers identical protection performance in a 65% smaller footprint but demands more precise placement; ESD5V3U2MUTAG trades IEC 61000-4-2 certification for lower capacitance and higher HBM rating - making it suitable only for non-certified, lower-speed applications.
Availability
TPD2E009DBZR is available at Aetrix Electronics and suitable for HDMI 2.0, USB 3.0, and eSATA interface designs requiring stable component supply, long-term production continuity, and full RoHS-compliant sourcing.
Supply support for TPD2E009DBZR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and connectivity technologies, with decades of leadership in ESD protection device innovation.
The TPD2E009 product line was engineered specifically for high-speed differential interface protection - balancing ultra-low capacitance, precise differential matching, and certified IEC 61000-4-2 immunity in compact SOT packages.
FAQ
What is the primary function of the TPD2E009DBZR in a high-speed interface design?
The TPD2E009DBZR serves as a dual-channel unidirectional TVS diode array that protects differential signal lines (e.g., HDMI TMDS, USB 3.0 SuperSpeed) from electrostatic discharge. It clamps transient voltages to ≤8 V during ±8-kV IEC 61000-4-2 events while adding only 0.9 pF of capacitance per line - ensuring minimal impact on 6-Gbps signal integrity. The TPD2E009DBZR achieves this without external power or biasing, operating passively as a voltage-triggered shunt to ground.
Does the TPD2E009DBZR require a power supply or bias voltage to operate?
No, the TPD2E009DBZR is a fully passive ESD protection device with no power supply pins or bias requirements. It functions solely through its internal unidirectional diode structure: remaining in high-impedance standby mode (<0.1 µA leakage) below 5.5 V reverse standoff voltage, then rapidly clamping transients above 7 V breakdown voltage. This makes the TPD2E009DBZR ideal for hot-plug interfaces like USB and HDMI where power sequencing is undefined.
How does the TPD2E009DBZR differ from bidirectional ESD protection devices?
The TPD2E009DBZR uses unidirectional clamping - conducting only during positive transients relative to GND - which prevents forward conduction during normal 0–5.5 V signal swings. Bidirectional devices conduct on both polarities, potentially distorting AC-coupled signals or increasing leakage. This unidirectional architecture allows the TPD2E009DBZR to maintain signal fidelity in DC-coupled high-speed links while still meeting IEC 61000-4-2 ±8-kV requirements via optimized anode-ground topology.
Can the TPD2E009DBZR be used for Ethernet (1000BASE-T) differential pair protection?
Yes, the TPD2E009DBZR is validated for Ethernet PHY interface protection, particularly in industrial gateways and PoE switches. Its 0.9-pF capacitance avoids violating IEEE 802.3ab return-loss specifications, its ±8-kV IEC 61000-4-2 rating covers system-level ESD threats, and its 5-A IEC 61000-4-5 surge capability complements transformer-based isolation. Placement must be adjacent to the RJ45 connector with low-inductance GND stitching to ensure effective transient diversion before the PHY.
What is the significance of the "flow-through pin mapping" in the TPD2E009DBZR package?
Flow-through pin mapping (D+ in, D– in, GND out) enables straight-line PCB routing where differential traces enter and exit the TPD2E009DBZR on opposite sides - eliminating vias, stubs, or bends that cause impedance discontinuities. This preserves signal integrity at 6 Gbps by maintaining consistent differential impedance (100 Ω) and minimizing skew. The TPD2E009DBZR's physical layout directly supports this, with pin 1 (D+) and pin 2 (D–) aligned along the long axis of the SOT-23 body for optimal high-speed layout.
TPD2E009DBZR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5.5V (Max)
- Voltage - Breakdown (Min):
- 7V
- Voltage - Clamping (Max) @ Ipp:
- 8V
- Current - Peak Pulse (10/1000µs):
- 1A (8/20µs)
- Power - Peak Pulse:
- 45W
- Power Line Protection:
- Yes
- Applications:
- Ethernet, HDMI
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-3
TPD2E009DBZR FAQ
1.How can I place an order for TPD2E009DBZR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPD2E009DBZR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPD2E009DBZR reliable?
The price and inventory of TPD2E009DBZR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPD2E009DBZR is usually 5 days.
3.What payment methods are accepted for TPD2E009DBZR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPD2E009DBZR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPD2E009DBZR?
TPD2E009DBZR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPD2E009DBZR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPD2E009DBZR?
For technical support, including TPD2E009DBZR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPD2E009DBZR requirements.
6.How does Aetrix verify that TPD2E009DBZR is sourced from the original manufacturer or authorized distributors?
All TPD2E009DBZR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPD2E009DBZR meets industry standards.
7.What is the process for return or replacement of TPD2E009DBZR?
All TPD2E009DBZR units undergo pre-shipment inspection (PSI). If there is an issue with TPD2E009DBZR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPD2E009DBZR part is unused and in its original packaging.
Return procedure for TPD2E009DBZR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPD2E009DBZR Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
