Texas Instruments TPD2E009DRTR
- Part No.:
- TPD2E009DRTR
- Manufacturer:
- Texas Instruments
- Category:
- TVS Diodes
- Package:
- 3-SMD, SOT-23-3 Variant
- Datasheet:
-
TPD2E009DRTR.pdf
- Description:
- TVS DIODE 5.5VWM 8VC SOT9X3
- Quantity:
- Payment:

- Shipping:

Inventory:62,954
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPD2E009DRTR from Texas Instruments is a dual-channel unidirectional TVS diode array designed for ESD protection of high-speed differential interfaces. It delivers ±8-kV IEC 61000-4-2 contact/air-gap ESD immunity, 0.7-pF typical I/O capacitance, 1-Ω dynamic resistance, and supports data rates up to 6 Gbps in HDMI 2.0, USB 3.0, and eSATA applications.
For engineers reviewing the TPD2E009DRTR datasheet, TPD2E009DRTR pinout, TPD2E009DRTR application, or TPD2E009DRTR equivalent, key selection criteria include low-capacitance flow-through layout compatibility, IEC 61000-4-5 Level 4 surge rating (5 A, 8/20 µs), clamping voltage ≤8 V at 1 A, and SOT-9X3 (DRT) package footprint for space-constrained portable designs.
Technical Context
The TPD2E009DRTR implements two matched unidirectional TVS diodes with flow-through pin mapping (D+, D–, GND), enabling zero added skew in differential signal paths. Its monolithic silicon structure ensures <0.05-pF inter-pair capacitance matching, preserving signal integrity at 3 GHz fundamental frequency (6 Gbps NRZ).
Operating as a passive clamp, it remains in high-impedance state below 5.5-V reverse stand-off voltage (VRWM) and triggers above 7-V breakdown (VBR), clamping transients to ≤8 V while dissipating up to 45 W peak pulse power per IEC 61000-4-5.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ESD Rating (IEC 61000-4-2) | ±8-kV contact & air-gap - meets Level 4 system-level ESD immunity requirements |
| I/O Capacitance | 0.7 pF (typ) - enables clean eye diagrams at 6-Gbps data rates without signal degradation |
| Clamp Voltage (VCLAMP) | 8 V at 1-A transient - limits stress on downstream HDMI/USB PHY receivers |
| Dynamic Resistance (RDYN) | 1 Ω - ensures low-voltage clamping under fast-rising ESD pulses |
| Surge Rating (IEC 61000-4-5) | 5 A (8/20 µs) - withstands lightning-induced surges in industrial/portable equipment |
| Reverse Stand-off Voltage (VRWM) | 5.5 V - compatible with 3.3-V and 5-V differential interface supply rails |
| Breakdown Voltage (VBR) | 7 V (min at 1 mA) - provides margin between operating voltage and conduction threshold |
Pinout & Package
SOT-9X3 (DRT) package: 1.00 mm × 0.80 mm body size, 0.38-mm max height, 3-pin single-row layout optimized for ultra-compact placement near high-speed connectors.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| D+ | ESD port (anode) | Connects to positive leg of differential pair; clamps transients to GND during ESD events |
| D– | ESD port (anode) | Connects to negative leg of differential pair; maintains <0.05-pF capacitance match with D+ for skew-free operation |
| GND | Reference terminal (cathode common) | Provides low-inductance return path for ESD current; must be tied directly to system ground plane |
Key Features
| Feature | Design Value |
|---|---|
| Flow-through pin mapping | Enables straight trace routing across D+/D– pins, eliminating vias/stubs that degrade 6-Gbps signal integrity |
| Differential capacitance matching | <0.05-pF mismatch ensures <0.1-ps inter-pair skew - critical for HDMI 2.0 and USB 3.0 timing budgets |
| Low-leakage operation | 0.01–0.1 μA at 2.5 V - minimizes standby power draw in battery-powered media players and notebooks |
| Space-saving DRT package | 1.00 mm × 0.80 mm footprint - fits within 1.27-mm board spacing constraints typical of eSATA and micro-HDMI ports |
| Unidirectional clamping architecture | Protects 0–5.5-V signal swing without forward-biasing during normal operation - avoids DC loading of differential receivers |
Applications
| HDMI 2.0 Interface Protection | USB 3.0 Differential Pair Protection |
|---|---|
|
Use Scenario: ESD protection for HDMI 2.0 source port on a set-top box PCB, placed adjacent to the HDMI Type-A connector. IC Role / Device Role / Timing Role: Dual-channel TVS diode array providing bidirectional ESD shunting path from TMDS+ and TMDS− lines to chassis ground. Use Value: Maintains 6-Gbps eye opening per TPD2E009 eye diagram validation (Figure 12), preventing pixel corruption during hot-plug events. |
Use Scenario: Protecting USB 3.0 SuperSpeed differential lanes (SSTX+/SSTX−, SSRX+/SSRX−) on a portable computer motherboard. IC Role / Device Role / Timing Role: Per-lane ESD clamp ensuring <0.05-pF capacitance match between complementary signals to preserve 5-Gbps NRZ jitter budget. Use Value: Enables compliance with USB-IF ESD test plan using ±8-kV contact discharge without signal attenuation or rise-time degradation. |
| eSATA Port Transient Suppression | LVDS Display Interface Protection |
|
Use Scenario: Board-level ESD hardening of eSATA external storage interface on a DVD player, mounted directly at the connector pad. IC Role / Device Role / Timing Role: Unidirectional TVS array clamping transients on SATA TX+/TX− lines to GND while maintaining 1.5-V common-mode range. Use Value: Achieves 3-GHz bandwidth support (per design requirement table) with 0.7-pF capacitance - avoids ISI-induced bit errors in 3-Gbps SATA II links. |
Use Scenario: Protecting LVDS clock and data pairs driving a 1080p LCD panel in a media player, where minimal added capacitance is mandatory. IC Role / Device Role / Timing Role: Low-capacitance differential ESD suppressor preserving 350-mV differential swing and sub-100-ps edge rates. Use Value: Prevents display artifacts caused by ±8-kV ESD strikes on panel cables, validated via eye diagram comparison (Figures 8–13). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPD2E009DBZR | Same electrical specs; uses larger SOT-23 (DBZ) package (2.92 mm × 1.3 mm) vs. DRT's 1.00 mm × 0.80 mm | Better thermal dissipation (RθJA = 461.8°C/W vs. 610°C/W) but requires 3.6× more board area | Select DBZR when layout allows larger footprint and higher power handling is prioritized over miniaturization |
| SMA6J5.0A-Q | Single-channel, 5.0-V unidirectional TVS; 11-pF capacitance, no differential matching; 400-W peak power | Not suitable for >1-Gbps differential interfaces due to excessive capacitance and lack of matched pair architecture | Use only for low-speed single-ended lines (e.g., UART, I²C) where 0.7-pF matching is irrelevant |
Compared with TPD2E009DBZR, the TPD2E009DRTR trades thermal performance for 3.6× smaller footprint-critical for ultra-thin notebooks-while retaining identical ESD/surge ratings and 0.7-pF capacitance. SMA6J5.0A-Q lacks differential matching and adds 15× more capacitance, making it incompatible with HDMI/USB 3.0 signal integrity requirements.
Availability
TPD2E009DRTR is available at Aetrix Electronics and suitable for HDMI 2.0, USB 3.0, and eSATA interface designs requiring stable component supply, consistent RoHS-compliant sourcing, and long-term production continuity.
Supply support for TPD2E009DRTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing solutions, with leadership in precision analog, power management, and interface protection technologies.
The TPD2E009 product line targets high-speed interface ESD protection, specifically engineered to preserve signal integrity in HDMI, USB, and SATA applications while meeting stringent IEC 61000-4-2 and IEC 61000-4-5 compliance requirements.
FAQ
What is the maximum data rate supported by the TPD2E009DRTR?
The TPD2E009DRTR supports data rates up to 6 Gbps, validated through eye diagram testing at 3.3-, 5-, and 6-Gbps NRZ signaling (Figures 8–13 in SLVS953B). This capability stems from its 0.7-pF typical I/O capacitance and <0.05-pF differential matching, which minimize signal distortion on HDMI 2.0 and USB 3.0 differential pairs. The TPD2E009DRTR achieves this without compromising ESD robustness, maintaining ±8-kV IEC 61000-4-2 protection at full speed.
Does the TPD2E009DRTR require a power supply or bias voltage?
No, the TPD2E009DRTR is a passive TVS diode array and requires no external power supply or bias circuitry. It operates solely on the voltage transient itself: remaining in a high-impedance state below 5.5-V VRWM and clamping only during ESD/surge events. The TPD2E009DRTR's leakage current is just 0.01–0.1 μA at 2.5 V, making it ideal for always-on, low-power portable applications like media players and notebooks where quiescent current matters.
How does the TPD2E009DRTR's DRT package differ from the DBZ package in practical layout?
The TPD2E009DRTR's SOT-9X3 (DRT) package measures 1.00 mm × 0.80 mm-3.6× smaller than the SOT-23 (DBZ) variant's 2.92 mm × 1.30 mm footprint. This enables placement directly adjacent to ultra-compact connectors like micro-HDMI or slim eSATA ports, minimizing stub length. Layout examples (Figure 14) confirm the DRT's 1.27-mm trace spacing compatibility, whereas DBZ requires wider routing. Thermal resistance is higher (610°C/W vs. 461.8°C/W), but for short-duration ESD events, this is not limiting.
Can the TPD2E009DRTR protect both HDMI and USB 3.0 interfaces simultaneously?
Yes-the TPD2E009DRTR is explicitly qualified for both HDMI 2.0 and USB 3.0 applications per its datasheet Applications section and Typical Application diagram (Figure 7). Its 0.7-pF capacitance, ±8-kV ESD rating, and 5.5-V VRWM align with HDMI's 3.3-V TMDS swing and USB 3.0's 1.0-V SuperSpeed differential amplitude. Each TPD2E009DRTR protects one differential pair; multiple units are used for multi-lane interfaces (e.g., three TPD2E009DRTR devices for full HDMI 2.0 with clock + two data channels).
What is the clamping behavior of the TPD2E009DRTR during an ESD event?
During an ESD event, the TPD2E009DRTR activates when voltage exceeds its 7-V breakdown threshold (VBR), clamping the transient to ≤8 V at 1-A peak current (VCLAMP). Its 1-Ω dynamic resistance ensures rapid voltage suppression, limiting stress on downstream PHY ICs. Post-event, it returns to its low-leakage (<0.1 μA) passive state automatically-no reset or recovery time required. This behavior is verified per IEC 61000-4-2 contact discharge waveforms (Figures 5–6 in SLVS953B), confirming reliable protection for TPD2E009DRTR in real-world hot-plug scenarios.
TPD2E009DRTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 3-SMD, SOT-23-3 Variant
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 5.5V (Max)
- Voltage - Breakdown (Min):
- 7V
- Voltage - Clamping (Max) @ Ipp:
- 8V
- Current - Peak Pulse (10/1000µs):
- 1A (8/20µs)
- Power - Peak Pulse:
- 45W
- Power Line Protection:
- Yes
- Applications:
- Ethernet, HDMI
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-3
TPD2E009DRTR FAQ
1.How can I place an order for TPD2E009DRTR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPD2E009DRTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPD2E009DRTR reliable?
The price and inventory of TPD2E009DRTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPD2E009DRTR is usually 5 days.
3.What payment methods are accepted for TPD2E009DRTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPD2E009DRTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPD2E009DRTR?
TPD2E009DRTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPD2E009DRTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPD2E009DRTR?
For technical support, including TPD2E009DRTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPD2E009DRTR requirements.
6.How does Aetrix verify that TPD2E009DRTR is sourced from the original manufacturer or authorized distributors?
All TPD2E009DRTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPD2E009DRTR meets industry standards.
7.What is the process for return or replacement of TPD2E009DRTR?
All TPD2E009DRTR units undergo pre-shipment inspection (PSI). If there is an issue with TPD2E009DRTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPD2E009DRTR part is unused and in its original packaging.
Return procedure for TPD2E009DRTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPD2E009DRTR Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

