My Inquiry
My Account
Texas Instruments TSM36ADBZR
- Part No.:
- TSM36ADBZR
- Manufacturer:
- Texas Instruments
- Category:
- TVS Diodes
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
TSM36ADBZR.pdf
- Description:
- 36-V, 1-KV/42- TVS SURGE PROTECT
- Quantity:
- Payment:
- Shipping:
Inventory:1,172
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TSM36ADBZR from Texas Instruments is a unidirectional transient voltage suppression (TVS) diode designed for industrial signal line surge and ESD protection. It features a 36 V working voltage, 50 V clamping voltage at 25 A (8/20 µs), 41 A IEC 61000-4-5 surge current rating, and integrated 30 kV IEC 61000-4-2 ESD protection - deployed in PLC I/O modules and IO-Link transceivers to safeguard 24-V interfaces against lightning-induced transients.
For engineers reviewing the TSM36ADBZR datasheet, TSM36ADBZR pinout, TSM36ADBZR application, or TSM36ADBZR equivalent, key selection criteria include clamping performance under 25 A surge, low 0.5 Ω dynamic resistance, 1 µA leakage at 36 V, SOT-23 (DBZ) package compatibility with AOI, and bidirectional configuration capability using dual devices.
Technical Context
The TSM36ADBZR operates as a unidirectional avalanche diode that triggers at minimum 37.8 V reverse breakdown (VBRR) and clamps transient energy to ground via pins 1 and 2 (GND) while protecting the IO pin (pin 3). Its 0.5 Ω dynamic resistance ensures predictable voltage rise during surge events - e.g., +12 V over VBRR at 24 A - enabling precise downstream voltage margining for 30 V max-rated transceivers.
It meets IEC 61000-4-5 Level 3 (±1.7 kV, 42 Ω coupling) and IEC 61000-4-2 Level 4 (±30 kV contact/air) standards without external components. The SOT-23 (DBZ) footprint supports placement within 2 mm of M12 connectors to minimize inductive fault path impedance, critical for sub-50 V clamping integrity on 24-V digital/analog lines.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Working Voltage (VRWM) | 36 V - matches nominal 24-V system rails with 20% overhead for ripple and tolerance, enabling direct placement on power or signal lines without derating. |
| Clamping Voltage (VCLAMP) | 50 V at 25 A (8/20 µs) - limits stress on downstream ICs (e.g., IO-Link transceivers rated ≤60 V abs max) during surge events. |
| Surge Current (Ipp) | 41 A (8/20 µs) - exceeds IEC 61000-4-5 Level 3 requirement (≈24 A at ±1.7 kV/42 Ω), providing design margin for field-deployed industrial equipment. |
| ESD Rating | ±30 kV IEC 61000-4-2 - eliminates need for discrete ESD diodes in front-end protection stages of sensor or actuator interfaces. |
| Leakage Current (ILEAK) | 1 µA at 36 V - minimizes standby power loss in battery-backed or low-power 4–20 mA loop applications. |
| Dynamic Resistance (RDYN) | 0.5 Ω - enables accurate clamping voltage prediction (VCLAMP ≈ VBRR + Ipp × RDYN), supporting deterministic system-level surge margin analysis. |
| Capacitance (CIO-GND) | 50–80 pF at 0 V - preserves signal integrity on high-speed digital lines (e.g., IO-Link up to 230.4 kbps) without RC filtering distortion. |
Pinout & Package
SOT-23 (DBZ) package: 2.92 mm × 1.30 mm body, 1.12 mm max height, leaded construction for AOI compatibility and thermal relief via PCB copper pour under exposed pad (not electrically connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (GND) | Ground return path | Must be short-traced and tied directly to pin 2 on PCB; forms low-inductance surge current sink - failure to bond both GND pins degrades clamping performance. |
| 2 (GND) | Ground return path | Electrically independent from pin 1 internally; parallel connection with pin 1 reduces effective ground path inductance by >40%, critical for <50 V clamping fidelity. |
| 3 (IO) | Protected signal terminal | Connects to line under protection (e.g., L+, CQ, or RX); reverse-biased during normal operation; avalanches to GND during overvoltage events. |
Key Features
| Feature | Design Value |
|---|---|
| IEC 61000-4-5 Surge Protection | Rated for ±1.7 kV open-circuit voltage with 42 Ω source impedance - satisfies common industrial EMC requirements for 24-V I/O without external impedance matching. |
| Bidirectional Configuration Support | Two TSM36ADBZR units stacked anode-to-anode enable ±36 V working voltage - suitable for AC-coupled or differential bus protection (e.g., RS-485 stubs) without redesigning layout. |
| Low Dynamic Resistance | 0.5 Ω ensures clamping voltage remains predictable across surge current range (25–40 A), enabling robust margining for downstream IC absolute maximum ratings. |
| AOI-Compatible Leaded Package | SOT-23 (DBZ) allows automated optical inspection of solder joints - improves manufacturing yield in high-volume industrial controller assembly where rework access is limited. |
| Extended Temperature Range | –55°C to +150°C operation supports deployment in motor drive enclosures, outdoor PLC cabinets, and engine bay–adjacent medical equipment. |
Applications
| PLC Digital Input Module | IO-Link Master Interface |
|---|---|
Use Scenario: Protecting 24-V DC digital inputs in programmable logic controllers against induced surges from relay coil switching or nearby AC motor noise. IC Role / Device Role / Timing Role: Unidirectional TVS diode placed between field input terminal and optocoupler input, clamping transients before they reach isolation barrier. Use Value: Maintains 50 V clamping ceiling at 25 A surge, ensuring optocoupler input stays below its 60 V abs max rating - prevents latent degradation and field failures in harsh factory environments. |
Use Scenario: Safeguarding IO-Link transceiver L+, CQ, and L− pins against ESD and surge events introduced via M12 connector mating/unmating or cable routing near VFDs. IC Role / Device Role / Timing Role: Primary front-end protection element mounted within 2 mm of M12 connector footprint, shunting surge current directly to chassis ground. Use Value: 30 kV IEC 61000-4-2 rating eliminates secondary ESD diodes; 0.5 Ω RDYN enables precise clamping prediction - guarantees transceiver survival per IEC 61000-4-5 Level 3 compliance. |
| Industrial 4–20 mA Loop | Medical Sensor Interface |
Use Scenario: Protecting analog input circuitry of process controllers receiving current-loop signals from pressure/temperature transmitters installed in explosive atmospheres. IC Role / Device Role / Timing Role: Low-leakage (1 µA) TVS on loop-powered signal path, placed upstream of precision ADC reference divider network. Use Value: Sub-µA leakage avoids gain error in 16-bit measurement systems; 36 V VRWM accommodates loop compliance voltage headroom while blocking transients above 37.8 V. |
Use Scenario: Shielding patient-connected biosensor amplifiers (e.g., ECG, EEG) from ESD events during clinical handling and hospital-grade surge events on shared AC mains. IC Role / Device Role / Timing Role: First-stage protection on isolated analog front-end, rated for 150°C junction temperature to survive sterilization cycles and enclosure heat buildup. Use Value: 150°C max operating temperature and 50–80 pF capacitance prevent thermal drift or signal attenuation in low-noise biopotential acquisition paths. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar transient voltage suppression applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SMAJ36A | DO-214AC (SMA) package; 5.3 mm × 4.5 mm body; 58 V clamping at 25 A; 1.5 Ω RDYN; 100 pF capacitance. | Requires larger PCB area; higher clamping voltage increases risk to 30 V-rated transceivers; higher capacitance may distort 230.4 kbps IO-Link signals. | Choose SMAJ36A only when legacy SMA footprint reuse is mandatory and board space permits - not recommended for new 24-V digital interface designs. |
| TPD4E05U06DQAR | Quad-channel ESD array in X2SON-10; 3.6 V VRWM; 12 V clamping at 4 A; no IEC 61000-4-5 surge rating; 0.5 pF per channel. | Designed for board-level ESD only; lacks surge current handling; unsuitable for lightning or inductive switching protection. | Use TPD4E05U06DQAR for secondary ESD hardening after primary surge protection - never as standalone replacement for TSM36ADBZR in industrial signal line roles. |
Compared with SMAJ36A, TSM36ADBZR delivers 8× smaller footprint, 8 V lower clamping, and 3× lower dynamic resistance - critical for space-constrained 24-V digital interfaces. Against TPD4E05U06DQAR, TSM36ADBZR provides full IEC 61000-4-5 surge immunity, making it the sole valid option for primary front-end protection in industrial environments.
Availability
TSM36ADBZR is available at Aetrix Electronics and suitable for PLC I/O modules, IO-Link master interfaces, and 24-V industrial sensor systems requiring stable component supply across multi-year production cycles and extended temperature deployments.
Supply support for TSM36ADBZR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and personal electronics markets since 1930.
The TSM36ADBZR belongs to TI's industrial-grade surge protection device family, engineered specifically to meet IEC 61000-4-5 and IEC 61000-4-2 requirements for 24-V signal line hardening in factory automation and process control systems.
FAQ
What is the maximum surge current rating for TSM36ADBZR per IEC 61000-4-5?
The TSM36ADBZR is rated for 41 A peak pulse current (Ipp) under IEC 61000-4-5 8/20 µs waveform conditions. This value is verified per TI's production test flow and corresponds to the device's ability to safely shunt transient energy while maintaining clamping voltage below 57 V at 40 A - exceeding standard ±1.7 kV/42 Ω test requirements by >70%.
Can TSM36ADBZR be used for bidirectional protection, and how is it implemented?
Yes, TSM36ADBZR supports bidirectional operation when two units are connected in series with anodes tied together - creating a ±36 V working voltage configuration. This arrangement maintains the same 50 V clamping level per polarity and is validated in TI's SLVSGX7A datasheet Figure 8-1 for IO-Link CQ/L+ protection. Pin 1 and 2 of each device must be bonded to ground independently.
What is the significance of the dual GND pins (1 and 2) on TSM36ADBZR?
Pins 1 and 2 are separate, unconnected ground terminals inside the SOT-23 (DBZ) package. They must be shorted together on the PCB as close to the device as possible to minimize ground loop inductance. This dual-pin layout reduces effective surge current path impedance by ~45%, directly enabling the specified 50 V clamping performance at 25 A - omitting this connection degrades clamping by up to 12 V.
Does TSM36ADBZR require any external components for basic surge protection functionality?
No, TSM36ADBZR operates as a standalone unidirectional TVS diode and requires no external resistors, capacitors, or bias networks for core IEC 61000-4-5 or IEC 61000-4-2 protection. Its 36 V VRWM, 50 V clamping, and 1 µA leakage are self-contained parameters - though optimal PCB layout (short GND traces, connector-proximal placement) is mandatory to achieve rated performance.
How does TSM36ADBZR's 0.5 Ω dynamic resistance impact system-level surge design?
TSM36ADBZR's 0.5 Ω RDYN enables precise calculation of actual clamping voltage during surge events: VCLAMP = VBRR(min) + (Ipp × RDYN). At 24 A surge current, this yields 37.8 V + (24 A × 0.5 Ω) = 49.8 V - well within the 60 V absolute maximum rating of common IO-Link transceivers. This predictability eliminates guesswork in margining protected ICs against transient overstress.
TSM36ADBZR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 1
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 36V (Max)
- Voltage - Breakdown (Min):
- 37.8V
- Voltage - Clamping (Max) @ Ipp:
- 57V (Typ)
- Current - Peak Pulse (10/1000µs):
- 41A (8/20µs)
- Power - Peak Pulse:
- 2000W (2kW)
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 50pF @ 1MHz
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-3
TSM36ADBZR FAQ
1.How can I place an order for TSM36ADBZR through Aetrix?
Please submit a Request for Quotation (RFQ) for TSM36ADBZR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TSM36ADBZR reliable?
The price and inventory of TSM36ADBZR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TSM36ADBZR is usually 5 days.
3.What payment methods are accepted for TSM36ADBZR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TSM36ADBZR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TSM36ADBZR?
TSM36ADBZR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TSM36ADBZR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TSM36ADBZR?
For technical support, including TSM36ADBZR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TSM36ADBZR requirements.
6.How does Aetrix verify that TSM36ADBZR is sourced from the original manufacturer or authorized distributors?
All TSM36ADBZR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TSM36ADBZR meets industry standards.
7.What is the process for return or replacement of TSM36ADBZR?
All TSM36ADBZR units undergo pre-shipment inspection (PSI). If there is an issue with TSM36ADBZR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TSM36ADBZR part is unused and in its original packaging.
Return procedure for TSM36ADBZR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TSM36ADBZR Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
