My Inquiry
My Account
onsemi UESD12ST5G
- Part No.:
- UESD12ST5G
- Manufacturer:
- onsemi
- Category:
- TVS Diodes
- Package:
- SOD-723
- Datasheet:
-
UESD12ST5G.pdf
- Description:
- TVS DIODE 12VWM 23.7VC SOD723
- Quantity:
- Payment:
- Shipping:
Inventory:6,712
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UESD12ST5G from onsemi is a unidirectional ESD protection diode in SOD-723 package, featuring 12 V working peak reverse voltage (VRWM), 23.7 V clamping voltage at 5.4 A peak pulse current, <1 ns response time, and IEC61000-4-2 Level 4 (±30 kV air/±30 kV contact) compliance-designed for high-density USB, HDMI, and audio interface protection in smartphones and wearables.
For engineers reviewing the UESD12ST5G datasheet, pinout, applications, or equivalent options, key selection criteria include clamping performance under 8/20 µs surge, low 30 pF capacitance for signal integrity, 12 V standoff compatibility with 3.3 V–12 V I/O rails, and SOD-723 footprint constraints in portable PCB layouts.
Technical Context
This device operates as a unidirectional transient voltage suppressor optimized for electrostatic discharge suppression on data lines. It uses silicon avalanche diode technology with a defined breakdown threshold of 13.5 V minimum at 1 mA test current and clamps to 23.7 V maximum at 5.4 A peak pulse current per IEC 61000-4-2 waveform.
Its ultra-small SOD-723 package (1.40 mm × 0.60 mm × 0.50 mm) enables placement directly at connector entry points without trace stubs, while 30 pF typical capacitance ensures minimal signal distortion on high-speed interfaces up to 100 Mbps.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRWM | 12 V - Maximum continuous reverse operating voltage before conduction begins; matches 12 V I/O rail systems. |
| VBR (min) | 13.5 V @ 1 mA - Ensures reliable turn-on only during overvoltage events, avoiding false triggering. |
| VC (max) | 23.7 V @ 5.4 A - Limits downstream voltage stress during 8/20 µs ESD transients to safe levels. |
| C (typ) | 30 pF @ 0 V, 1 MHz - Low enough to avoid signal degradation on USB 2.0 and analog audio paths. |
| ESD Rating | ±30 kV air / ±30 kV contact (IEC61000-4-2 Level 4) - Meets highest industrial immunity requirement. |
| Leakage (max) | 1.0 µA @ 12 V - Prevents DC loading on sensitive sensor or reference inputs. |
| Response Time | <1 ns - Fast enough to clamp ESD events before IC input structures are damaged. |
Pinout & Package
SOD-723 surface-mount package: 2-terminal, ultra-compact (1.40 mm × 0.60 mm × 0.50 mm), matte tin-plated leads, MSL 1, Pb-free, void-free epoxy case rated UL 94 V-0.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (Marked) | Cathode | Connected to protected line; conducts during positive transients when anode is grounded. |
| 2 | Anode | Typically tied to system ground; completes clamping path for ESD current diversion. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low capacitance | 30 pF typical - preserves signal rise/fall times on high-speed digital and analog lines. |
| IEC61000-4-2 Level 4 compliance | ±30 kV contact discharge - exceeds EN 61000-6-2 immunity requirements for portable electronics. |
| Fast response time | <1 ns - engages before transient energy couples into IC input stages. |
| SOD-723 footprint | 1.40 mm × 0.60 mm - fits within tight spacing near micro-USB, nano-SIM, or headphone jack connectors. |
| Pb-free and RoHS compliant | 100% matte Sn lead finish - supports lead-free reflow assembly and environmental compliance programs. |
Applications
| USB 2.0 Data Lines | HDMI Hot-Plug Detection |
|---|---|
Use Scenario: Protecting D+ and D− pins of USB 2.0 ports against repeated ESD events during cable insertion/removal in tablets and docking stations. IC Role / Device Role / Timing Role: Unidirectional clamping diode placed between each data line and ground, activated only during positive surges. Use Value: 30 pF capacitance avoids signal integrity loss at 480 Mbps; 23.7 V clamping prevents damage to USB PHY transceivers. | Use Scenario: Safeguarding HPD (Hot-Plug Detect) and DDC (Display Data Channel) lines in compact HDMI adapters exposed to user-handling ESD. IC Role / Device Role / Timing Role: Standoff-rated TVS diode shunting transients from 5 V HPD line to ground before reaching HDMI controller GPIO. Use Value: 12 V VRWM aligns with HDMI HPD logic-high level; 30 pF avoids skew on 100 kHz DDC clock/data edges. |
| Smartphone Audio Jacks | Wearable Sensor Interfaces |
Use Scenario: ESD protection on TRRS microphone and ground paths in slim smartphone designs where board space limits larger packages. IC Role / Device Role / Timing Role: Cathode-to-signal, anode-to-ground configuration clamping negative ESD on mic bias line. Use Value: SOD-723 size allows placement within 2 mm of 3.5 mm jack; sub-1 ns response blocks human-body-model discharges. | Use Scenario: Shielding I²C SDA/SCL lines connecting optical heart-rate sensors to MCU in fitness bands. IC Role / Device Role / Timing Role: Bidirectional protection achieved using two UESD12ST5G devices back-to-back (anode-to-anode) for full ±12 V tolerance. Use Value: Combined capacitance remains ≤60 pF-within I²C 400 kHz timing budget; 128 W peak power handles multiple ESD strikes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ESD12V5U2T5G | Same SOD-723 package, 12 V VRWM, but 35 pF capacitance and 25 V clamping at 5 A. | Higher clamping voltage reduces margin for 3.3 V logic; higher capacitance may affect >100 Mbps signals. | Prefer UESD12ST5G where lower VC or tighter C spec is required. |
| TPD2E001DRYR | 2-channel, 0.65 mm × 0.65 mm DRY package, 12 V VRWM, 22 V VC @ 4 A, 15 pF per channel. | Smaller footprint and lower capacitance-but dual-channel layout requires routing two lines together. | Choose TPD2E001DRYR for space-constrained dual-line protection; UESD12ST5G for discrete, layout-flexible single-line use. |
Compared with ESD12V5U2T5G and TPD2E001DRYR, UESD12ST5G delivers the lowest clamping voltage (23.7 V) among 12 V SOD-723 options and balances ultra-low capacitance with proven robustness in portable I/O protection-making it optimal for single-line, high-reliability USB/audio deployments.
Availability
UESD12ST5G is available at Aetrix Electronics and suitable for USB 2.0 interface protection, HDMI hot-plug detection, and wearable sensor I/O shielding requiring stable component supply across high-mix consumer electronics production.
Supply support for UESD12ST5G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power, analog, sensing, and connectivity solutions for automotive, industrial, cloud, and portable markets.
The ESDxxST5G series was developed specifically for ultra-compact, high-performance ESD protection in space-constrained portable electronics-emphasizing low capacitance, fast response, and IEC-compliant robustness without sacrificing manufacturability.
FAQ
What is the maximum clamping voltage of UESD12ST5G under IEC 61000-4-2 surge conditions?
The UESD12ST5G has a maximum clamping voltage (VC) of 23.7 V when subjected to a 5.4 A peak pulse current, which corresponds to the IEC 61000-4-2 8/20 µs waveform. This value is measured at TA = 25°C and ensures downstream circuitry remains below destructive voltage thresholds during ESD events. The UESD12ST5G maintains this clamping performance consistently across its qualified temperature range.
Can UESD12ST5G be used for bidirectional signal lines like USB D+ and D−?
UESD12ST5G is a unidirectional device, so it protects only positive transients when cathode is on the signal line and anode is grounded. For true bidirectional protection on USB D+/D−, two UESD12ST5G diodes must be placed back-to-back (anode-to-anode) or paired with a dedicated bidirectional variant. The UESD12ST5G itself does not support symmetrical ±12 V clamping in a single package.
What is the thermal limit for solder reflow of UESD12ST5G?
UESD12ST5G is qualified for lead-free reflow with a maximum peak temperature of 260°C for 10 seconds, meeting J-STD-020 MSL 1 requirements. Its thermosetting plastic case and matte tin finish ensure reliable wetting and intermetallic formation without delamination or voiding. The UESD12ST5G must be stored dry and used within MSL 1 handling guidelines to prevent popcorning during reflow.
How does the 30 pF capacitance of UESD12ST5G impact high-speed signal integrity?
The 30 pF typical capacitance of UESD12ST5G introduces minimal loading on signals up to 100 Mbps, such as USB 2.0 full-speed or I²C fast-mode. At higher frequencies, it may cause slight edge rounding but remains within acceptable jitter budgets for most portable interfaces. Layout best practices-short traces, ground plane proximity, and placement adjacent to connectors-help maintain signal fidelity with the UESD12ST5G in the signal path.
Is UESD12ST5G compatible with automated optical inspection (AOI) after placement?
Yes, UESD12ST5G's SOD-723 package features a visible cathode marking and consistent matte tin finish, enabling reliable AOI detection of placement accuracy, polarity, and solder joint quality. Its small size requires high-resolution AOI systems (≥10 µm pixel resolution), but the UESD12ST5G has been validated in production lines for smartphone and wearables manufacturing with standard AOI pass rates above 99.98%.
UESD12ST5G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Package/Case:
- SOD-723
- Series:
- uESD
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Zener
- Unidirectional Channels:
- 1
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 12V (Max)
- Voltage - Breakdown (Min):
- 13.5V
- Voltage - Clamping (Max) @ Ipp:
- 23.7V
- Current - Peak Pulse (10/1000µs):
- 5.4A (8/20µs)
- Power - Peak Pulse:
- 128W
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 30pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOD-723
UESD12ST5G FAQ
1.How can I place an order for UESD12ST5G through Aetrix?
Please submit a Request for Quotation (RFQ) for UESD12ST5G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UESD12ST5G reliable?
The price and inventory of UESD12ST5G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UESD12ST5G is usually 5 days.
3.What payment methods are accepted for UESD12ST5G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UESD12ST5G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UESD12ST5G?
UESD12ST5G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UESD12ST5G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UESD12ST5G?
For technical support, including UESD12ST5G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UESD12ST5G requirements.
6.How does Aetrix verify that UESD12ST5G is sourced from the original manufacturer or authorized distributors?
All UESD12ST5G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UESD12ST5G meets industry standards.
7.What is the process for return or replacement of UESD12ST5G?
All UESD12ST5G units undergo pre-shipment inspection (PSI). If there is an issue with UESD12ST5G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UESD12ST5G part is unused and in its original packaging.
Return procedure for UESD12ST5G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UESD12ST5G Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
