Vishay General Semiconductor - Diodes Division VGSOT04-G3-08
- Part No.:
- VGSOT04-G3-08
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Category:
- TVS Diodes
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
VGSOT04-G3-08.pdf
- Description:
- TVS DIODE 4VWM 14.3VC SOT23-3
- Quantity:
- Payment:

- Shipping:

Inventory:3,909
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
VGSOT04-G3-08 from Vishay Semiconductors is a single-line unidirectional ESD protection diode in SOT-23 package, designed for high-reliability data line protection with 4 V reverse stand-off voltage (VRWM), ±30 kV IEC 61000-4-2/ISO 10605 ESD immunity, and 540 W peak pulse power (8/20 μs). It serves as a transient voltage suppressor on low-voltage signal paths such as USB 2.0, HDMI DDC, or I²C bus lines.
For engineers reviewing the VGSOT04-G3-08 datasheet, VGSOT04-G3-08 pinout, VGSOT04-G3-08 application, or VGSOT04-G3-08 equivalent, this page delivers verified electrical characteristics, BiAs-mode clamping behavior, AEC-Q101 qualification status, and real-world design implications for ESD-hardened interface circuits.
Technical Context
The VGSOT04-G3-08 implements Bidirectional Asymmetrical (BiAs-MODE) protection: pin 1 connects to ground, pin 3 to the protected line, enabling distinct forward (VF ≤ 1.2 V) and reverse (VBR = 5–7 V) clamping thresholds. Its unidirectional polarity ensures low leakage (<20 μA at VR = 4 V) and high isolation below VRWM.
It meets AEC-Q101 stress requirements including HBM Class H3B (>8 kV), operates from –55 °C to +150 °C, and features UL 94 V-0 molding compound with MSL level 1 soldering compatibility up to 260 °C peak temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRWM | 4 V - Maximum continuous operating voltage before conduction; sets upper limit for protected signal swing (e.g., 3.3 V logic rails). |
| VBR (at 1 mA) | 5–7 V - Reverse breakdown threshold; defines onset of clamping during positive transients. |
| VC (at 40 A, 8/20 μs) | 10.3–13.5 V - Peak clamping voltage under worst-case surge; determines maximum voltage seen by downstream IC. |
| VF (at 40 A, 8/20 μs) | ≤ 4.2 V - Forward clamping level during negative ESD events; keeps negative excursions near ground. |
| Capacitance (0 V, 1 MHz) | 360–450 pF - Signal-line loading effect; impacts high-speed integrity (e.g., limits usable bandwidth on >10 Mbps lines). |
| ESD Immunity | ±30 kV contact/air discharge (IEC 61000-4-2 & ISO 10605) - Validated robustness against human-body and system-level ESD events. |
| PPPM (8/20 μs) | 540 W - Surge energy handling capacity; supports protection of medium-energy interfaces like CAN FD or RS-485 stubs. |
Pinout & Package
SOT-23 package: 3-pin, surface-mount, green RoHS-compliant molded case (9.2 mg weight, UL 94 V-0 rating, MSL level 1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | Ground (Anode connection) | Low-inductance return path for ESD current; must be connected to solid system ground plane. |
| Pin 2 | No internal connection | Electrically isolated; no PCB trace or thermal pad required. |
| Pin 3 | Protected line (Cathode connection) | Input for signal/data line; clamps transients to ground via bidirectional asymmetrical conduction. |
Key Features
| Feature | Design Value |
|---|---|
| BiAs-MODE clamping | Distinct forward (≤1.2 V) and reverse (5–7 V) thresholds enable precise voltage limiting without compromising DC signal integrity. |
| AEC-Q101 qualified | Validated for automotive environments including temperature cycling, humidity bias, and mechanical shock per AEC-Q101 Rev D. |
| e3 Sn terminations | Lead (Pb)-free, matte tin plating ensures reliable solderability and long-term intermetallic stability on PCBs. |
| Low leakage current | <20 μA at VR = 4 V - Minimizes standby power loss and avoids false triggering in battery-powered sensor nodes. |
| High ESD robustness | ±30 kV air/contact discharge - Exceeds IEC 61000-4-2 Level 4, enabling single-device compliance for industrial control I/O ports. |
Applications
| USB 2.0 Data Lines | HDMI DDC Channel |
|---|---|
Use Scenario: Protecting differential USB 2.0 D+/D− signals from ESD events during hot-plug insertion in portable docking stations. IC Role / Device Role / Timing Role: Unidirectional transient voltage suppressor placed inline between connector and USB PHY, with ground-referenced clamping. Use Value: Limits peak voltage to <13.5 V during 40 A surges, preventing latch-up or gate oxide damage in USB transceivers while maintaining <450 pF loading. |
Use Scenario: Safeguarding HDMI Display Data Channel (DDC) I²C bus (SCL/SDA) against ESD in consumer AV receivers. IC Role / Device Role / Timing Role: Single-line ESD clamp on each DDC line, leveraging low 4 V VRWM to avoid interfering with 3.3 V I²C logic levels. Use Value: Provides ±30 kV ESD immunity without adding series resistance or distorting rise/fall times due to absence of internal resistors. |
| Automotive LIN Bus | Industrial RS-232 Interface |
Use Scenario: Hardening LIN bus master node against ESD in vehicle body control modules exposed to service technician contact. IC Role / Device Role / Timing Role: Ground-referenced unidirectional protector on LIN signal line, compliant with AEC-Q101 for under-hood deployment. Use Value: Maintains signal fidelity over –40 °C to +125 °C ambient with <20 μA leakage, ensuring reliable wake-up pulse detection. |
Use Scenario: Protecting legacy RS-232 transceiver pins (TxD/RxD) in factory automation HMIs subjected to frequent operator ESD events. IC Role / Device Role / Timing Role: Discrete ESD clamp per signal line, selected for 4 V VRWM to match RS-232 driver output swing tolerance. Use Value: Delivers 540 W surge handling to absorb multiple 8/20 μs transients without degradation, supporting 25-year equipment lifecycle. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SMAJ4.0A | Higher VRWM (4.0 V), but higher clamping voltage (VC = 12.5 V at 40 A) and larger SMA package (5.3 × 4.3 mm vs. SOT-23's 2.9 × 1.3 mm). | Less suitable for space-constrained high-density PCBs; requires more board area and has higher parasitic inductance. | Select VGSOT04-G3-08 when footprint size, low capacitance, and tight clamping are critical. |
| TPD1E10B06DPYR | Lower capacitance (12 pF typical), but lower PPPM (350 W) and VRWM (3.6 V); not AEC-Q101 qualified. | Better for high-speed USB 3.0 or MIPI, but insufficient for automotive-grade surge robustness or 4 V rail compatibility. | Select VGSOT04-G3-08 when AEC-Q101 compliance and 540 W surge margin are mandatory. |
Compared with SMAJ4.0A and TPD1E10B06DPYR, the VGSOT04-G3-08 uniquely balances compact SOT-23 packaging, AEC-Q101 qualification, 4 V VRWM compatibility with 3.3 V systems, and 540 W surge capability-making it optimal for automotive and industrial signal-line hardening where space, reliability, and clamping precision are jointly constrained.
Availability
VGSOT04-G3-08 is available at Aetrix Electronics and suitable for USB 2.0 interface protection, automotive LIN bus hardening, and industrial RS-232 port safeguarding requiring stable component supply across production lifecycles.
Supply support for VGSOT04-G3-08 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Intertechnology is a global semiconductor manufacturer specializing in discrete components, sensors, and passive elements, with leadership in reliability-tested ESD protection solutions.
The VGSOTxx family was developed specifically for high-reliability unidirectional ESD suppression in automotive, industrial, and consumer interface applications where compact size, AEC-Q101 compliance, and precise clamping are essential.
FAQ
What is the maximum reverse working voltage (VRWM) of the VGSOT04-G3-08?
The VGSOT04-G3-08 has a maximum reverse working voltage (VRWM) of 4 V, meaning it remains non-conductive up to this DC or steady-state AC voltage level on the protected line. This value ensures compatibility with 3.3 V digital interfaces while providing margin against normal signal overshoot. The VGSOT04-G3-08 maintains leakage current below 20 μA at VR = 4 V, preserving signal integrity in low-power applications.
Does the VGSOT04-G3-08 meet automotive qualification standards?
Yes, the VGSOT04-G3-08 is AEC-Q101 qualified, having passed stress tests including human body model (HBM) Class H3B (>8 kV), temperature cycling, and high-temperature operating life. Its SOT-23 package uses UL 94 V-0 molding compound and supports peak reflow temperatures up to 260 °C, fulfilling automotive manufacturing and under-hood reliability requirements. The VGSOT04-G3-08 is explicitly listed in Vishay's AEC-Q101 qualified product documentation.
How does the BiAs-MODE operation affect circuit design for the VGSOT04-G3-08?
BiAs-MODE enables asymmetric clamping: positive transients trigger reverse-biased conduction (VBR = 5–7 V), while negative transients conduct forward (VF ≤ 1.2 V), clamping near ground. This eliminates need for external series resistors or dual-diode configurations. For the VGSOT04-G3-08, pin 1 must connect directly to low-impedance ground and pin 3 to the signal line-no polarity reversal or additional biasing is required.
What is the peak pulse power rating of the VGSOT04-G3-08 under IEC 61000-4-5 conditions?
The VGSOT04-G3-08 delivers 540 W peak pulse power (PPPM) under 8/20 μs waveform per IEC 61000-4-5, tested at 40 A peak current. This rating reflects its ability to absorb transient energy without failure during lightning-induced surges or inductive switching events. At the longer 10/1000 μs waveform, its PPPM drops to 44 W-critical for evaluating sustained overvoltage scenarios in industrial power supplies or motor drives using the VGSOT04-G3-08.
Is the VGSOT04-G3-08 compatible with lead-free reflow processes?
Yes, the VGSOT04-G3-08 features e3 matte tin (Sn) terminations and is rated for peak reflow temperatures up to 260 °C per J-STD-020, meeting IPC/JEDEC standard for lead-free assembly. Its MSL level 1 classification means unlimited floor life at ≤30 °C/60% RH, eliminating bake requirements prior to soldering. The VGSOT04-G3-08's green molding compound and halogen-free construction further support modern RoHS-compliant manufacturing flows.
VGSOT04-G3-08 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 1
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 4V (Max)
- Voltage - Breakdown (Min):
- 5V
- Voltage - Clamping (Max) @ Ipp:
- 13.5V
- Current - Peak Pulse (10/1000µs):
- 40A (8/20µs)
- Power - Peak Pulse:
- 540W
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 360pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-3
VGSOT04-G3-08 FAQ
1.How can I place an order for VGSOT04-G3-08 through Aetrix?
Please submit a Request for Quotation (RFQ) for VGSOT04-G3-08 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for VGSOT04-G3-08 reliable?
The price and inventory of VGSOT04-G3-08 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for VGSOT04-G3-08 is usually 5 days.
3.What payment methods are accepted for VGSOT04-G3-08?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for VGSOT04-G3-08 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for VGSOT04-G3-08?
VGSOT04-G3-08 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your VGSOT04-G3-08 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for VGSOT04-G3-08?
For technical support, including VGSOT04-G3-08 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your VGSOT04-G3-08 requirements.
6.How does Aetrix verify that VGSOT04-G3-08 is sourced from the original manufacturer or authorized distributors?
All VGSOT04-G3-08 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that VGSOT04-G3-08 meets industry standards.
7.What is the process for return or replacement of VGSOT04-G3-08?
All VGSOT04-G3-08 units undergo pre-shipment inspection (PSI). If there is an issue with VGSOT04-G3-08, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The VGSOT04-G3-08 part is unused and in its original packaging.
Return procedure for VGSOT04-G3-08:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
VGSOT04-G3-08 Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

