My Inquiry
My Account
Vishay General Semiconductor - Diodes Division VGSOT12-HG3-08
- Part No.:
- VGSOT12-HG3-08
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Category:
- TVS Diodes
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
VGSOT12-HG3-08.pdf
- Description:
- TVS DIODE 12VWM 26VC SOT23
- Quantity:
- Payment:
- Shipping:
Inventory:9,626
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
VGSOT12-HG3-08 from Vishay Semiconductors is a unidirectional single-line ESD protection diode in SOT-23 package, designed for high-reliability data line protection in automotive and industrial interfaces. It features 12 V reverse stand-off voltage (VRWM), ±30 kV IEC 61000-4-2 ESD immunity, 480 W peak pulse power (8/20 μs), 18.5 A peak pulse current, and 115–150 pF capacitance at 0 V bias - enabling robust transient suppression on USB, CAN, or sensor signal lines without signal integrity degradation.
For engineers reviewing the VGSOT12-HG3-08 datasheet, VGSOT12-HG3-08 pinout, VGSOT12-HG3-08 application, or VGSOT12-HG3-08 equivalent, this page delivers verified electrical parameters, BiAs-mode clamping behavior, AEC-Q101 qualification status, thermal limits (−55 °C to +150 °C), and real-world design implications for ESD-hardened PCB layout and signal-line protection selection.
Technical Context
The VGSOT12-HG3-08 implements Bidirectional Asymmetrical (BiAs) protection mode: pin 1 is grounded, pin 3 connects to the protected line, and clamping occurs at distinct forward (≤2.5 V @ 18.5 A) and reverse (≤26 V @ 18.5 A) voltages. Its unidirectional configuration provides low-capacitance (115–150 pF) interface protection while maintaining high isolation (>1 μA leakage at 12 V).
This device operates within −55 °C to +150 °C junction temperature range, complies with AEC-Q101 stress testing, and uses Sn (e3) terminations. Its SOT-23 package meets MSL Level 1 per J-STD-020 and supports peak reflow up to 260 °C - confirming suitability for automotive-grade surface-mount assembly.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRWM | 12 V - maximum continuous working voltage before conduction; sets upper limit for safe operation on 12 V nominal signal lines. |
| VBR (min/typ/max) | 13.5 / 15 / 16.5 V - reverse breakdown threshold ensures reliable triggering above system operating voltage with margin. |
| VC @ IPPM = 18.5 A | ≤26 V - peak clamping voltage during worst-case 8/20 μs surge; defines maximum voltage seen by downstream IC. |
| Capacitance @ 0 V | 115–150 pF - low enough for <100 Mbps digital interfaces (e.g., CAN FD, LIN, UART) without excessive signal rise-time degradation. |
| ESD Immunity | ±30 kV contact/air (IEC 61000-4-2 & ISO 10605) - exceeds Level 4 requirements for industrial and automotive end-equipment certification. |
| TJ max | +150 °C - enables use in under-hood automotive modules and thermally constrained industrial enclosures. |
| AEC-Q101 Qualified | Yes - validated for automotive applications including engine control, body electronics, and ADAS sensor interfaces. |
Pinout & Package
SOT-23 package: 3-pin, gull-wing leaded surface-mount device with 2.9 mm × 1.3 mm footprint, 0.95 mm height, and MSL Level 1 moisture sensitivity rating. Compatible with standard reflow profiles (peak 260 °C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | Ground (cathode connection) | Low-inductance return path for ESD current; must be connected to solid ground plane with minimal trace length. |
| Pin 2 | No connection (NC) | Internal die pad; electrically isolated and thermally inactive - no PCB routing required. |
| Pin 3 | Anode (protected line input) | Connects directly to the signal/data line requiring ESD protection; clamps transients to ground via BiAs-mode conduction. |
Key Features
| Feature | Design Value |
|---|---|
| BiAs-mode clamping | Asymmetric forward (≤2.5 V) and reverse (≤26 V) clamping enables precise protection of 12 V logic-level signals without overvoltage damage to receivers. |
| AEC-Q101 qualification | Validated for automotive reliability including HTOL, TC, UHAST, and ESD stress - supports PPAP documentation for Tier-1 suppliers. |
| e3 Sn termination | RoHS-compliant matte tin plating ensures solderability stability and eliminates lead-based process concerns in high-volume manufacturing. |
| Low leakage current | ≤1 μA at 12 V VR - prevents DC loading on high-impedance sensor outputs or battery-powered interfaces. |
| UL 94 V-0 molding compound | Flame-retardant epoxy meets safety standards for enclosed industrial and automotive control units. |
Applications
| Automotive Sensor Interface | Industrial CAN Bus Node |
|---|---|
|
Use Scenario: Protecting analog output lines from wheel speed, pressure, or temperature sensors exposed to ESD during service or harness mating. IC Role / Device Role / Timing Role: Unidirectional transient voltage suppressor placed between sensor output and microcontroller ADC input. Use Value: Maintains signal fidelity (low 115–150 pF capacitance) while surviving ±30 kV contact discharge - eliminating field failures due to connector hot-plug events. |
Use Scenario: Shielding CAN_H/CAN_L differential pair stubs or single-wire diagnostic lines in PLC backplanes or motor drives. IC Role / Device Role / Timing Role: Point-of-entry ESD clamp on each CAN signal line upstream of transceiver, referenced to chassis ground. Use Value: Clamps surges to ≤26 V without affecting CAN bit timing (capacitance <150 pF), meeting ISO 11898-2 EMC requirements for Class B networks. |
| USB 2.0 Data Line Protection | Smart Meter Communication Port |
|
Use Scenario: Safeguarding D+ and D− lines of USB host/device ports in industrial HMIs or medical peripherals against user-induced ESD. IC Role / Device Role / Timing Role: Single-line unidirectional protector per data line, with ground reference optimized for 480 Mbps signaling integrity. Use Value: 115–150 pF capacitance avoids eye diagram closure; ±30 kV immunity exceeds IEC 61000-4-2 Level 4 - reducing USB enumeration failures in harsh environments. |
Use Scenario: Hardening RS-485 or M-Bus communication ports in utility smart meters subjected to repeated electrostatic discharge during field installation. IC Role / Device Role / Timing Role: Primary ESD barrier on data lines before isolation or level-shifting circuitry, rated for 12 V common-mode range. Use Value: 12 V VRWM aligns with M-Bus supply rails; AEC-Q101 qualification ensures long-term reliability in outdoor meter enclosures with wide thermal cycling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SMAJ12A | Higher VRWM (12.2 V), higher VC (≤23.2 V @ 19.7 A), DO-214AC package (larger, 4.5 mm × 3.9 mm), 600 W PPPM (8/20 μs). | Used where board space allows larger packages and higher surge handling is prioritized over capacitance (SMAJ12A: ~350 pF). | Select SMAJ12A only when PCB layout permits DO-214AC footprint and lower capacitance is not critical for signal integrity. |
| TPD2E001DRYR | Lower VRWM (5.5 V), dual-channel, 10 pF capacitance, SOT-5X3 package, ±8 kV HBM ESD rating (not AEC-Q101 qualified). | Targeted at low-voltage, high-speed interfaces (e.g., HDMI, USB 3.0) where sub-15 pF capacitance is mandatory. | Choose TPD2E001DRYR for 3.3 V systems needing ultra-low capacitance; avoid for 12 V automotive applications requiring AEC-Q101 and ±30 kV immunity. |
Compared with SMAJ12A and TPD2E001DRYR, VGSOT12-HG3-08 uniquely balances 12 V VRWM, AEC-Q101 qualification, ±30 kV immunity, and 115–150 pF capacitance in SOT-23 - making it optimal for cost-sensitive, space-constrained automotive and industrial signal-line protection where both voltage rating and ESD robustness are non-negotiable.
Availability
VGSOT12-HG3-08 is available at Aetrix Electronics and suitable for automotive sensor interfaces, industrial CAN bus nodes, USB 2.0 data line protection, and smart meter communication ports requiring stable component supply across production lifecycles.
Supply support for VGSOT12-HG3-08 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Semiconductors is a global leader in discrete semiconductors, specializing in high-reliability passive and protection devices for automotive, industrial, and computing markets.
The VGSOTxx family was engineered specifically for high-density, AEC-Q101-compliant ESD protection of signal lines in harsh environments - emphasizing low capacitance, precise clamping, and robust thermal performance in miniature SOT-23 packaging.
FAQ
What is the maximum reverse working voltage (VRWM) of the VGSOT12-HG3-08?
The VGSOT12-HG3-08 has a maximum reverse working voltage (VRWM) of 12 V, meaning it can safely withstand continuous DC or AC signal voltages up to 12 V without entering conduction. This value is confirmed in the Electrical Characteristics table for VGSOT12 on page 6 of Vishay document 86326, and defines its compatibility with 12 V nominal automotive and industrial signal lines.
Does the VGSOT12-HG3-08 meet AEC-Q101 qualification requirements?
Yes, the VGSOT12-HG3-08 is AEC-Q101 qualified, as explicitly stated in the FEATURES section (page 1) and PACKAGE DATA table (page 2) of Vishay document 86326. This qualification covers stress tests including high-temperature operating life, temperature cycling, and ESD robustness - validating its suitability for automotive under-hood and body electronics applications.
What is the clamping voltage (VC) of the VGSOT12-HG3-08 under full-rated surge current?
Under an 8/20 μs surge current of 18.5 A (IPPM), the VGSOT12-HG3-08 exhibits a maximum reverse clamping voltage (VC) of 26 V, as specified in the ABSOLUTE MAXIMUM RATINGS table for VGSOT12 on page 3 of Vishay document 86326. This value represents the peak voltage imposed on the protected line during worst-case transient events.
How does the BiAs-mode operation affect circuit design for the VGSOT12-HG3-08?
BiAs-mode requires correct orientation: Pin 1 must connect to ground and Pin 3 to the protected line. This asymmetry delivers low forward clamping (~2.5 V at 18.5 A) for negative transients and higher reverse clamping (≤26 V) for positive surges - enabling precise protection of 12 V logic without damaging downstream receivers. Incorrect pin assignment disables protection functionality.
What is the typical capacitance of the VGSOT12-HG3-08 at zero bias, and why does it matter?
The VGSOT12-HG3-08 exhibits 115–150 pF capacitance at 0 V reverse bias (f = 1 MHz), per the ELECTRICAL CHARACTERISTICS table on page 6 of Vishay document 86326. This low, controlled capacitance minimizes signal distortion on high-speed lines (e.g., CAN, USB 2.0), preventing rise-time degradation and ensuring compliance with interface timing budgets.
VGSOT12-HG3-08 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- 1
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 12V (Max)
- Voltage - Breakdown (Min):
- 13.5V
- Voltage - Clamping (Max) @ Ipp:
- 26V
- Current - Peak Pulse (10/1000µs):
- 18.5A (8/20µs)
- Power - Peak Pulse:
- 480W
- Power Line Protection:
- No
- Applications:
- -
- Capacitance @ Frequency:
- 115pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-3
VGSOT12-HG3-08 FAQ
1.How can I place an order for VGSOT12-HG3-08 through Aetrix?
Please submit a Request for Quotation (RFQ) for VGSOT12-HG3-08 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for VGSOT12-HG3-08 reliable?
The price and inventory of VGSOT12-HG3-08 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for VGSOT12-HG3-08 is usually 5 days.
3.What payment methods are accepted for VGSOT12-HG3-08?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for VGSOT12-HG3-08 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for VGSOT12-HG3-08?
VGSOT12-HG3-08 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your VGSOT12-HG3-08 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for VGSOT12-HG3-08?
For technical support, including VGSOT12-HG3-08 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your VGSOT12-HG3-08 requirements.
6.How does Aetrix verify that VGSOT12-HG3-08 is sourced from the original manufacturer or authorized distributors?
All VGSOT12-HG3-08 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that VGSOT12-HG3-08 meets industry standards.
7.What is the process for return or replacement of VGSOT12-HG3-08?
All VGSOT12-HG3-08 units undergo pre-shipment inspection (PSI). If there is an issue with VGSOT12-HG3-08, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The VGSOT12-HG3-08 part is unused and in its original packaging.
Return procedure for VGSOT12-HG3-08:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
VGSOT12-HG3-08 Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
