My Inquiry
My Account
NXP Semiconductors 2N7002PT,115
- Part No.:
- 2N7002PT,115
- Manufacturer:
- NXP Semiconductors
- Category:
- FETs, MOSFETs
- Package:
- SC-75, SOT-416
- Datasheet:
-
2N7002PT,115.pdf
- Description:
- MOSFET N-CH 60V 310MA SC75
- Quantity:
- Payment:
- Shipping:
Inventory:8,311
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
2N7002PT,115 from Nexperia is an N-channel enhancement-mode Trench MOSFET in SOT416 (SC-75) package, rated for 60 V VDS, 310 mA continuous drain current at 25 °C, and 1.0 Ω RDS(on) at VGS = 10 V and ID = 500 mA. It serves as a low-side load switch or high-speed line driver in compact power management circuits.
For engineers reviewing the 2N7002PT,115 datasheet, 2N7002PT,115 pinout, 2N7002PT,115 application, or 2N7002PT,115 equivalent, this page delivers verified electrical parameters, AEC-Q101 qualification status, thermal resistance data, gate charge metrics, and real-world switching performance for automotive and industrial PCB designs.
Technical Context
This device uses Trench MOSFET technology to achieve fast switching (td(on) = 3 ns, tf = 5 ns) and logic-level gate drive compatibility (VGS(th) = 1.1–2.4 V). Its 3-pin SOT416 package supports surface-mount reflow with minimal board area.
The 2N7002PT,115 features an integrated source-drain diode (VSD = 0.47–1.1 V at IS = 115 mA), operates up to 150 °C junction temperature, and meets AEC-Q101 stress-test requirements for automotive use - confirmed by official Nexperia qualification documentation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | 60 V - Maximum drain-source blocking voltage; suitable for 24 V automotive and industrial bus switching. |
| ID (continuous) | 310 mA at Tamb = 25 °C - Continuous load current capability under standard FR4 PCB mounting conditions. |
| RDS(on) | 1.0 Ω (typ) at VGS = 10 V, ID = 500 mA - Low on-resistance enables <100 mW conduction loss at 310 mA. |
| VGS(th) | 1.1–2.4 V - Gate threshold range ensures reliable turn-on with 3.3 V or 5 V logic-level microcontrollers. |
| QG(tot) | 0.6–0.8 nC - Low total gate charge supports high-frequency PWM operation up to several MHz. |
| Tj max | 150 °C - Junction temperature limit validated for automotive under-hood environments. |
| AEC-Q101 | Qualified - Certified for automotive discrete semiconductor applications per AEC stress test standard. |
Pinout & Package
SOT416 (SC-75) plastic surface-mounted package: 1.7 mm × 1.4 mm × 0.5 mm body, single-row 3-lead outline with exposed drain pad for thermal dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (G) | Gate | Control terminal; accepts logic-level voltage (≤20 V absolute max); requires no external gate resistor for ≤100 kHz switching. |
| 2 (S) | Source | Reference node for gate drive; connects to system ground in low-side switch configurations. |
| 3 (D) | Drain | High-side connection point for load; thermally coupled to PCB copper pad to sustain Ptot = 300 mW (with 1 cm² pad). |
Key Features
| Feature | Design Value |
|---|---|
| Logic-level compatible | Turns fully on with 3.3 V or 5 V MCU GPIO - eliminates need for level-shifting or gate drivers in space-constrained designs. |
| Very fast switching | Combined td(on) + tr + td(off) + tf < 25 ns - enables efficient high-frequency DC-DC control and digital signal routing. |
| Trench MOSFET technology | Enables lower RDS(on) and higher cell density than planar MOSFETs - critical for miniaturized load switches. |
| AEC-Q101 qualified | Validated for automotive-grade reliability including HTGB, HTRB, and temperature cycling - supports ASIL-B system integration. |
| Low gate charge | QG(tot) ≤ 0.8 nC reduces driver power consumption and EMI during transitions - improves efficiency in battery-powered systems. |
Applications
| Automotive LED Lighting Control | Industrial PLC Digital Output |
|---|---|
Use Scenario: Driving 12 V LED strings in vehicle interior lighting modules with PWM dimming. IC Role / Device Role / Timing Role: Low-side load switch controlled by 3.3 V microcontroller PWM output. Use Value: 1.0 Ω RDS(on) limits conduction loss to <100 mW at 310 mA; AEC-Q101 qualification ensures lifetime reliability in vibration-prone environments. |
Use Scenario: Isolating 24 V DC field outputs from PLC controller logic using solid-state switching. IC Role / Device Role / Timing Role: High-speed interface between FPGA I/O and industrial solenoid/relay coils. Use Value: 3 ns turn-on delay and 5 ns fall time support >1 MHz switching for precise timing-critical actuation sequences. |
| USB-C Power Path Management | Wearable Sensor Power Gating |
Use Scenario: Enabling/disabling 5 V VBUS path in portable USB-C accessories with overcurrent protection. IC Role / Device Role / Timing Role: Load switch placed between input power and downstream DC-DC converter. Use Value: 60 V VDS rating provides margin against voltage transients; SC-75 footprint saves space in ultra-thin end devices. |
Use Scenario: Powering down MEMS accelerometers and environmental sensors between measurement cycles in hearables. IC Role / Device Role / Timing Role: Ultra-low-quiescent-power enable switch controlled by ARM Cortex-M0+ GPIO. Use Value: Sub-100 nA gate leakage (IGSS) and 1 μA drain leakage (IDSS) minimize standby current drain - extends battery life beyond 30 days. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar N-channel MOSFET switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DMN2004K-7 | RDS(on) = 0.85 Ω (typ) at VGS = 4.5 V; SOT-23 package (larger footprint, higher Rth(j-a) = 490 K/W). | Better 3.3 V drive performance but requires PCB layout change; not AEC-Q101 qualified. | Select when gate drive voltage is limited to 4.5 V and automotive qualification is not required. |
| BSS138W,115 | RDS(on) = 3.5 Ω (typ) at VGS = 10 V; same SOT416 package; VDS = 50 V; not AEC-Q101 qualified. | Higher on-resistance increases conduction loss; lower voltage rating restricts use to ≤36 V systems. | Select only for cost-sensitive consumer applications where 60 V rating and automotive qualification are unnecessary. |
Compared with DMN2004K-7 and BSS138W,115, the 2N7002PT,115 uniquely balances AEC-Q101 compliance, 60 V rating, and 1.0 Ω RDS(on) in the smallest SOT416 footprint - making it optimal for space- and reliability-constrained automotive and industrial edge nodes.
Availability
2N7002PT,115 is available at Aetrix Electronics and suitable for automotive LED control, industrial PLC outputs, and USB-C power path management requiring stable component supply across production lifecycles.
Supply support for 2N7002PT,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global leader in discrete, logic, and PowerMOS semiconductors, formed in 2017 from the former NXP Standard Products division and focused on automotive, industrial, computing, and consumer markets.
The 2N7002PT,115 belongs to Nexperia's TrenchMOS portfolio, engineered specifically for high-reliability, low-footprint switching in automotive and industrial control systems where logic-level drive and AEC-Q101 compliance are mandatory.
FAQ
What is the maximum continuous drain current for the 2N7002PT,115 at 100 °C ambient temperature?
The 2N7002PT,115 supports 240 mA continuous drain current at Tamb = 100 °C, derated from its 310 mA rating at 25 °C per the normalized current curve in the official Nexperia datasheet. This value assumes standard FR4 PCB mounting with single-sided copper and tin plating, and accounts for thermal resistance limitations in real-world layouts.
Is the 2N7002PT,115 suitable for use with 3.3 V microcontroller GPIOs?
Yes - the 2N7002PT,115 has a gate threshold voltage range of 1.1–2.4 V and achieves RDS(on) ≤ 2.0 Ω at VGS = 4.5 V, enabling full enhancement with 3.3 V logic. Verified characterization data confirms stable switching behavior without external gate boosting, making it ideal for direct MCU interfacing.
Does the 2N7002PT,115 include an integrated body diode, and what is its forward voltage?
Yes, the 2N7002PT,115 includes a parasitic source-drain diode with VSD = 0.47–1.1 V at IS = 115 mA and VGS = 0 V. This diode is intrinsic to the MOSFET structure and supports freewheeling in inductive load applications such as relay driving, though it is not optimized for high-current reverse conduction.
What is the thermal resistance from junction to ambient (Rth(j-a)) for the 2N7002PT,115 under standard PCB conditions?
Under standard FR4 PCB conditions (single-sided copper, tin-plated, no extended drain pad), the 2N7002PT,115 exhibits Rth(j-a) = 440–510 K/W. With a 1 cm² drain pad, this improves to 360–415 K/W - a critical parameter for calculating safe operating temperature margins in thermally constrained designs.
How does the AEC-Q101 qualification of the 2N7002PT,115 impact its use in automotive applications?
The AEC-Q101 qualification of the 2N7002PT,115 validates its robustness against automotive stress tests including high-temperature gate bias, high-temperature reverse bias, and temperature cycling - confirming suitability for under-hood and cabin applications up to 150 °C junction temperature without additional qualification effort by the end customer.
2N7002PT,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- SC-75, SOT-416
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 60 V
- Current - Continuous Drain (Id) @ 25°C:
- 310mA (Ta)
- Drive Voltage (Max Rds On, Min Rds On):
- 5V, 10V
- Rds On (Max) @ Id, Vgs:
- 1.6Ohm @ 500mA, 10V
- Vgs(th) (Max) @ Id:
- 2.4V @ 250µA
- Gate Charge (Qg) (Max) @ Vgs:
- 0.8 nC @ 4.5 V
- Vgs (Max):
- ±20V
- Input Capacitance (Ciss) (Max) @ Vds:
- 50 pF @ 10 V
- FET Feature:
- -
- Power Dissipation (Max):
- 250mW (Ta)
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-75
2N7002PT,115 FAQ
1.How can I place an order for 2N7002PT,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for 2N7002PT,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 2N7002PT,115 reliable?
The price and inventory of 2N7002PT,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 2N7002PT,115 is usually 5 days.
3.What payment methods are accepted for 2N7002PT,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 2N7002PT,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 2N7002PT,115?
2N7002PT,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 2N7002PT,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 2N7002PT,115?
For technical support, including 2N7002PT,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 2N7002PT,115 requirements.
6.How does Aetrix verify that 2N7002PT,115 is sourced from the original manufacturer or authorized distributors?
All 2N7002PT,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 2N7002PT,115 meets industry standards.
7.What is the process for return or replacement of 2N7002PT,115?
All 2N7002PT,115 units undergo pre-shipment inspection (PSI). If there is an issue with 2N7002PT,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 2N7002PT,115 part is unused and in its original packaging.
Return procedure for 2N7002PT,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
2N7002PT,115 Tags
-
BSZ180P03NS3EGATMA1
Infineon Technologies
-
SIRA14DP-T1-GE3
Vishay Siliconix
-
AO4419
Alpha & Omega Semiconductor Inc.
-
SISA14BDN-T1-GE3
Vishay Siliconix
-
PSMN9R5-30YLC,115
Nexperia USA Inc.
-
BUK9Y21-40E,115
Nexperia USA Inc.
-
RTQ035N03HZGTR
Rohm Semiconductor
-
FDMS7680
onsemi
-
RQ3E180BNTB
Rohm Semiconductor
-
STL6N2VH5
STMicroelectronics
-
DMPH4029LFGQ-7
Diodes Incorporated
-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
