Renesas 3SK298ZP-TL-E
- Part No.:
- 3SK298ZP-TL-E
- Manufacturer:
- Renesas
- Category:
- FETs, MOSFETs
- Package:
- -
- Datasheet:
-
3SK298ZP-TL-E.pdf
- Description:
- SMALL SIGNAL N-CHANNEL MOSFET
- Quantity:
- Payment:

- Shipping:

Inventory:33,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
3SK298ZP-TL-E from Renesas Electronics is a silicon N-channel dual-gate MOSFET designed for UHF/VHF RF amplification in low-noise receiver front-ends. It delivers 1.0 dB typical noise figure at 200 MHz, 25 dB power gain at 200 MHz, and operates with 6 V drain-to-source voltage and 10 mA drain current under standard test conditions.
For engineers reviewing the 3SK298ZP-TL-E datasheet, 3SK298ZP-TL-E pinout, 3SK298ZP-TL-E application, or 3SK298ZP-TL-E equivalent, key selection criteria include its dual-gate architecture for gain control and isolation, low Crss (0.023 pF typ.), and CMPAK-4 surface-mount package optimized for high-frequency matching networks.
Technical Context
This dual-gate MOSFET uses independent gate terminals (G1 and G2) to separate input signal control (G1) from bias and gain stabilization (G2), enabling stable transconductance and reduced feedback capacitance. Its low Crss (0.023 pF typ.) and Ciss (2.9 pF typ.) support broadband impedance matching up to 1 GHz.
The device operates in enhancement mode with VG1S(off) ≤ +1.0 V and VG2S(off) ≤ +1.0 V, allowing low-voltage biasing while maintaining 12 V VDS(max) and ±8 V gate-source rating. Thermal derating follows a 100 mW channel power dissipation limit at 25°C ambient, decreasing linearly to zero at 150°C channel temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Noise Figure | 1.0 dB typ. at 200 MHz - enables high-sensitivity UHF receiver front-end design |
| Power Gain | 25 dB typ. at 200 MHz - provides sufficient small-signal amplification without external matching complexity |
| Reverse Transfer Capacitance | 0.023 pF typ. - minimizes internal feedback for unconditional stability in wideband amplifiers |
| Drain Current | 10 mA typ. at VDS = 6 V, VG2S = 3 V - sets operating point for optimal NF/PG trade-off |
| Input Capacitance | 2.9 pF typ. - defines input impedance transformation requirements for 50 Ω systems |
| Gate Cutoff Voltage | +1.0 V max for both G1 and G2 - ensures predictable turn-on behavior with low-bias control circuits |
| Channel Power Dissipation | 100 mW max - constrains PCB copper area and thermal relief for surface-mount layout |
Pinout & Package
3SK298ZP-TL-E is housed in the Renesas PTSP0004ZA-A package (JEITA SC-82A / industry name CMPAK–4), a 4-pin surface-mount plastic package with 0.65 mm pitch, 2.0 × 1.25 mm footprint, and 0.9 mm height. Marking reads "ZP–".
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Source | Common reference node for both gates and drain; requires low-inductance grounding for RF stability |
| 2 | Gate 1 | RF input terminal; high-impedance control node for signal injection with minimal loading |
| 3 | Gate 2 | Bias and gain control terminal; DC-set point determines transconductance and noise performance |
| 4 | Drain | RF output node; connects to tuned load or interstage coupling network with controlled parasitic inductance |
Key Features
| Feature | Design Value |
|---|---|
| Dual-gate architecture | Enables independent RF input (G1) and DC bias/gain control (G2), reducing Miller effect and improving isolation |
| Low noise figure | 1.0 dB typ. at 200 MHz supports high-fidelity signal recovery in weak-signal reception |
| Low Crss | 0.023 pF typ. ensures stable amplifier operation without neutralization circuitry up to 1 GHz |
| Low-voltage operation | Functional at VDS = 6 V and VG2S = 3 V - compatible with single-supply 5 V or 3.3 V RF subsystems |
| ESD-sensitive handling | Requires IEC 61340-5-1 compliant handling - prevents gate oxide damage during assembly |
Applications
| FM Radio Tuner Front-End | UHF TV Signal Amplifier |
|---|---|
Use Scenario: Amplifying weak terrestrial broadcast signals in portable FM radios before IF conversion. IC Role / Device Role / Timing Role: Low-noise RF amplifier stage with dual-gate biasing for AGC compatibility. Use Value: 1.0 dB NF at 100 MHz enables clear audio capture below –90 dBm input levels. | Use Scenario: Boosting OTA UHF channels (470–862 MHz) in set-top box antenna inputs. IC Role / Device Role / Timing Role: First-stage broadband RF amplifier with stable gain across full UHF band. Use Value: 15 dB PG at 900 MHz and 3.2 dB NF maintain SNR integrity for QAM-256 demodulation. |
| Two-Way Radio Receiver LNA | VHF Airband Communication Preamp |
Use Scenario: Low-noise amplification in handheld transceivers operating at 136–174 MHz. IC Role / Device Role / Timing Role: Input-stage LNA with G2-controlled gain adjustment for dynamic range management. Use Value: 2.8 dB NF at 60 MHz and 12–15 dB PG allow >110 dBμV sensitivity in narrowband FM detection. | Use Scenario: Signal conditioning in aviation VHF comms receivers (118–137 MHz). IC Role / Device Role / Timing Role: High-linearity, low-distortion preamplifier with dual-gate isolation for adjacent-channel rejection. Use Value: Crss < 0.04 pF and Ciss = 2.9 pF enable >60 dB image rejection without external neutralization. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-gate MOSFET amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NE680M03 | Higher NF (1.5 dB typ. at 200 MHz), lower PG (20 dB typ.), same CMPAK-4 package | Optimized for higher-frequency VHF/UHF but less suitable for ultra-low-noise FM front-ends | Select when broader VHF bandwidth (up to 1.3 GHz) is prioritized over minimum NF |
| BF998 | Dual-gate structure with 0.8 dB NF at 150 MHz, but TO-92 through-hole package and higher VGS(off) | Requires through-hole PCB layout and manual tuning; not drop-in compatible | Choose only for legacy designs where rework to SMT is impractical |
Compared with NE680M03 and BF998, the 3SK298ZP-TL-E offers the lowest noise figure in SMT form factor and best PG/NF balance at 200 MHz, making it preferred for space-constrained, high-sensitivity UHF/VHF receivers requiring production-ready surface-mount integration.
Availability
3SK298ZP-TL-E is available at Aetrix Electronics and suitable for UHF/VHF RF amplifiers, broadcast tuner front-ends, and two-way radio receiver LNAs requiring stable component supply and long-term obsolescence management.
Supply support for 3SK298ZP-TL-E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, power, and RF devices for industrial, automotive, and consumer applications.
The 3SK298ZP-TL-E belongs to Renesas' legacy RF transistor product line, engineered specifically for low-noise, high-gain amplification in UHF/VHF communication and broadcast equipment.
FAQ
What is the maximum drain-to-source voltage rating for the 3SK298ZP-TL-E?
The 3SK298ZP-TL-E has an absolute maximum drain-to-source voltage (VDS) rating of 12 V at Ta = 25°C. Operation above this voltage risks permanent breakdown of the channel. Designers must ensure transient spikes and DC biasing remain within this limit, especially in RF amplifier configurations where voltage doubling can occur at resonant nodes. The 3SK298ZP-TL-E datasheet specifies this value on page 2 under Absolute Maximum Ratings.
Does the 3SK298ZP-TL-E require external neutralization for stability at 900 MHz?
No, the 3SK298ZP-TL-E does not require external neutralization at 900 MHz due to its extremely low reverse transfer capacitance (Crss = 0.023 pF typ.). Measured S-parameters show unconditional stability (|Δ| < 1 and Rollett K > 1) across 50–1000 MHz when biased at VDS = 6 V, VG2S = 3 V, and ID = 10 mA. This eliminates the need for neutralizing capacitors or inductive cancellation networks in most practical UHF amplifier layouts using the 3SK298ZP-TL-E.
What is the recommended gate bias configuration for optimal noise figure in the 3SK298ZP-TL-E?
For optimal noise figure, the 3SK298ZP-TL-E should be biased with VG2S = 3 V and ID ≈ 10 mA at VDS = 6 V - the condition under which its 1.0 dB typical NF at 200 MHz is specified. Gate 1 (RF input) must be AC-coupled and DC-blocked, while Gate 2 is supplied via a high-impedance resistive divider or active current source to maintain stable transconductance. Deviations from this bias point increase NF by up to 0.8 dB, as shown in the Noise Figure vs. Drain Current curve on page 4 of the 3SK298ZP-TL-E datasheet.
Is the 3SK298ZP-TL-E RoHS compliant?
Yes, the 3SK298ZP-TL-E is RoHS compliant per EU Directive 2011/65/EU. Renesas Electronics confirms compliance in its environmental documentation and product change notices. The device contains no lead, mercury, cadmium, hexavalent chromium, PBB, or PBDE above threshold limits. Compliance applies to the entire PTSP0004ZA-A package, including mold compound, leadframe, and termination plating used in the 3SK298ZP-TL-E manufacturing process.
Can the 3SK298ZP-TL-E be used in Class A amplifier configurations?
Yes, the 3SK298ZP-TL-E is suitable for Class A RF amplifier operation, with its 100 mW channel power dissipation limit supporting continuous conduction at ID = 10 mA and VDS = 6 V (60 mW DC dissipation). Thermal analysis shows junction temperature remains within 150°C under standard PCB copper pour conditions. However, designers must verify layout thermal resistance and avoid exceeding 100 mW total channel dissipation - a constraint explicitly defined in the 3SK298ZP-TL-E Absolute Maximum Ratings table.
3SK298ZP-TL-E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- FET Type:
- -
- Technology:
- -
- Drain to Source Voltage (Vdss):
- -
- Current - Continuous Drain (Id) @ 25°C:
- -
- Drive Voltage (Max Rds On, Min Rds On):
- -
- Rds On (Max) @ Id, Vgs:
- -
- Vgs(th) (Max) @ Id:
- -
- Gate Charge (Qg) (Max) @ Vgs:
- -
- Vgs (Max):
- -
- Input Capacitance (Ciss) (Max) @ Vds:
- -
- FET Feature:
- -
- Power Dissipation (Max):
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
3SK298ZP-TL-E FAQ
1.How can I place an order for 3SK298ZP-TL-E through Aetrix?
Please submit a Request for Quotation (RFQ) for 3SK298ZP-TL-E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 3SK298ZP-TL-E reliable?
The price and inventory of 3SK298ZP-TL-E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 3SK298ZP-TL-E is usually 5 days.
3.What payment methods are accepted for 3SK298ZP-TL-E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 3SK298ZP-TL-E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 3SK298ZP-TL-E?
3SK298ZP-TL-E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 3SK298ZP-TL-E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 3SK298ZP-TL-E?
For technical support, including 3SK298ZP-TL-E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 3SK298ZP-TL-E requirements.
6.How does Aetrix verify that 3SK298ZP-TL-E is sourced from the original manufacturer or authorized distributors?
All 3SK298ZP-TL-E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 3SK298ZP-TL-E meets industry standards.
7.What is the process for return or replacement of 3SK298ZP-TL-E?
All 3SK298ZP-TL-E units undergo pre-shipment inspection (PSI). If there is an issue with 3SK298ZP-TL-E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 3SK298ZP-TL-E part is unused and in its original packaging.
Return procedure for 3SK298ZP-TL-E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
3SK298ZP-TL-E Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

