Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Discrete Semiconductor Products > Transistors > FETs, MOSFETs > FET, MOSFET Arrays

Alpha & Omega Semiconductor Inc. AO4629

Name: AO4629
Brand: Alpha & Omega Semiconductor Inc.
SKU: AO4629
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AO4629

Manufacturer:: Alpha & Omega Semiconductor Inc.

Category:: FET, MOSFET Arrays

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: AO4629.pdf

Description:: MOSFET N/P-CH 30V 6A/5.5A 8SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:186,438

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AO4629 from Alpha & Omega Semiconductor is a 30V complementary N- and P-channel MOSFET pair in a single SOIC-8 package, delivering R_DS(ON) of 30 mΩ (N-ch, V_GS=10 V) and 41 mΩ (P-ch, V_GS=−10 V), with 6 A/−5.5 A continuous drain current capability. It is engineered for low-input-voltage inverter topologies requiring matched switching characteristics and robust unclamped inductive switching (UIS) performance.

For engineers reviewing the AO4629 datasheet, pinout, applications, or equivalent options, this device is selected for synchronous buck converters, half-bridge motor drivers, and dual-rail load switches where complementary channel matching, low gate charge (Q_g = 5.2 nC / 11 nC), and 100% UIS-tested reliability are critical design requirements.

Technical Context

The AO4629 integrates trench-gate N- and P-channel MOSFETs on a shared die substrate, enabling tightly matched threshold voltages (V_GS(th) = 1.2–2.4 V / −1.5–−2.5 V) and symmetrical dynamic parameters including Q_gd/Q_gs ratios and body diode recovery (t_rr = 8.5–12 ns / 11 ns). Its SOIC-8 leadframe supports dual-source/sink drive without external level-shifting.

Thermal design leverages separate junction-to-ambient thermal resistances (R_θJA = 74 °C/W for N-ch, 90 °C/W for P-ch) and 100% R_g-tested gate resistance (1.6–4.9 Ω / 3.5–11.5 Ω), ensuring consistent turn-on/turn-off timing across production lots under 4.5 V logic-level drive.

Key Specifications

Parameter	Value and Actual Design Meaning
V_DS	30 V (N-ch) / −30 V (P-ch): Maximum blocking voltage compatible with 24 V rail systems and automotive 12 V battery inputs.
I_D (continuous)	6 A (N-ch, T_A=25°C) / −5.5 A (P-ch): Supports ≥5 A load switching in compact DC-DC and motor control PCB layouts.
R_DS(ON)	<30 mΩ @ V_GS=10 V (N-ch) / <41 mΩ @ V_GS=−10 V (P-ch): Enables <180 mW conduction loss at 3 A, reducing thermal derating needs.
Q_g	5.2 nC (N-ch, 10 V) / 11 nC (P-ch, −10 V): Low total gate charge allows fast switching (>1 MHz) with minimal driver power consumption.
t_r/t_f	2.5 ns / 3.5 ns (N-ch) / 5.5 ns / 7 ns (P-ch): Sub-10 ns edge rates support high-efficiency synchronous rectification and Class-D audio output stages.
E_AS	17 mJ (N-ch) / 14 mJ (P-ch): 100% UIS-tested energy rating ensures survivability in inductive load transients without snubbers.
T_J range	−55 to +150 °C: Qualified for industrial and consumer applications with no derating below 125 °C ambient.

Pinout & Package

AO4629 is housed in a standard SOIC-8 surface-mount package (5.0 mm × 6.0 mm × 1.75 mm), with exposed drain pads for both channels thermally connected to pins 1, 2, 3, 4 (N-ch D1) and pins 5, 6, 7, 8 (P-ch D2) - enabling dual-side heat dissipation when soldered to copper planes.

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 3, 4	N-channel drain (D1)	High-current output node for N-FET; electrically and thermally tied to internal die backside for low-inductance power routing.
5, 6, 7, 8	P-channel drain (D2)	High-current output node for P-FET; isolated from D1 but shares thermal path via common leadframe structure.
1	N-channel gate (G1)	Logic-level input for N-FET; requires 4.5–10 V drive; gate resistance tested 1.6–4.9 Ω for predictable slew rate.
5	P-channel gate (G2)	Logic-level input for P-FET; driven referenced to source (pin 6); gate resistance tested 3.5–11.5 Ω for matched turn-off delay.
3	N-channel source (S1)	Return path for N-FET; used as reference for G1 drive and current sensing; internally tied to pin 4.
6	P-channel source (S2)	Return path for P-FET; serves as high-side switch return or bootstrap capacitor reference; internally tied to pin 7.

Key Features

Feature	Design Value
Complementary trench MOSFET pair	Matched V_GS(th), R_DS(ON), and Q_g enables symmetrical half-bridge operation without gate voltage translation.
100% UIS tested	Each unit validated to withstand 17 mJ (N) / 14 mJ (P) unclamped inductive energy - eliminating need for external avalanche protection.
Low R_DS(ON) at 4.5 V	N-ch: <42 mΩ / P-ch: <74 mΩ at V_GS=±4.5 V - supports direct interfacing with 3.3 V/5 V microcontrollers and PWM controllers.
Body diode optimized recovery	t_rr = 8.5–12 ns (N) / 11 ns (P) with Q_rr = 2.2–3 nC / 5.3 nC - reduces switching losses and EMI in synchronous rectifiers.
100% R_g tested	Gate resistance binned per unit (N: 1.6–4.9 Ω; P: 3.5–11.5 Ω) ensures consistent gate drive timing and minimizes shoot-through risk.

Applications

Motor Control Half-Bridge	Synchronous Buck Converter
Use Scenario: Driving brushed DC motors in portable power tools with bidirectional control and regenerative braking. IC Role / Device Role / Timing Role: N- and P-channel pair forms low-side/high-side switch in H-bridge configuration; operates at 20–100 kHz PWM frequency. Use Value: Matched R_DS(ON) and t_rr minimize conduction and recovery losses, extending battery runtime by >8% versus discrete solutions.	Use Scenario: Point-of-load regulation for FPGA core voltage (0.8–1.2 V) from 5 V or 12 V input rails. IC Role / Device Role / Timing Role: AO4629 serves as integrated high-side (P-ch) and low-side (N-ch) synchronous rectifier in buck topology. Use Value: Low Q_g and 4.5 V R_DS(ON) enable >92% efficiency at 3 A load while supporting 500 kHz–1 MHz switching without gate driver overhead.
USB-C Power Delivery Switch	Industrial PLC Output Module
Use Scenario: Dual-direction power path control in USB-C PD sink applications requiring reverse-current blocking and 20 V tolerance. IC Role / Device Role / Timing Role: P-channel handles high-side reverse-blocking; N-channel manages low-side discharge path during hot-plug events. Use Value: 30 V BVDSS and 100% UIS rating prevent latch-up during cable insertion transients, meeting USB-IF compliance stress tests.	Use Scenario: Solid-state relay replacement in programmable logic controller outputs driving 24 V solenoids and indicators. IC Role / Device Role / Timing Role: Complementary pair implements fail-safe ON/OFF control with independent gate drive for diagnostics and short-circuit protection. Use Value: Independent S1/S2 sourcing enables current monitoring on both sides; 150 °C T_J rating sustains operation in sealed enclosures up to 85 °C ambient.

Motor Control Half-Bridge

Synchronous Buck Converter

Use Scenario: Driving brushed DC motors in portable power tools with bidirectional control and regenerative braking.

IC Role / Device Role / Timing Role: N- and P-channel pair forms low-side/high-side switch in H-bridge configuration; operates at 20–100 kHz PWM frequency.

Use Value: Matched R_DS(ON) and t_rr minimize conduction and recovery losses, extending battery runtime by >8% versus discrete solutions.

Use Scenario: Point-of-load regulation for FPGA core voltage (0.8–1.2 V) from 5 V or 12 V input rails.

IC Role / Device Role / Timing Role: AO4629 serves as integrated high-side (P-ch) and low-side (N-ch) synchronous rectifier in buck topology.

Use Value: Low Q_g and 4.5 V R_DS(ON) enable >92% efficiency at 3 A load while supporting 500 kHz–1 MHz switching without gate driver overhead.

USB-C Power Delivery Switch

Industrial PLC Output Module

Use Scenario: Dual-direction power path control in USB-C PD sink applications requiring reverse-current blocking and 20 V tolerance.

IC Role / Device Role / Timing Role: P-channel handles high-side reverse-blocking; N-channel manages low-side discharge path during hot-plug events.

Use Value: 30 V BVDSS and 100% UIS rating prevent latch-up during cable insertion transients, meeting USB-IF compliance stress tests.

Use Scenario: Solid-state relay replacement in programmable logic controller outputs driving 24 V solenoids and indicators.

IC Role / Device Role / Timing Role: Complementary pair implements fail-safe ON/OFF control with independent gate drive for diagnostics and short-circuit protection.

Use Value: Independent S1/S2 sourcing enables current monitoring on both sides; 150 °C T_J rating sustains operation in sealed enclosures up to 85 °C ambient.

Equivalent & Alternatives

The following parts are listed as comparable options for similar complementary MOSFET applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si7157DP	SO-8, 30 V, N+P, R_DS(ON) = 28 mΩ/45 mΩ @ 10 V, Q_g = 6.5 nC/12.5 nC; no 100% UIS test data published.	Higher gate charge increases driver loss; lacks documented UIS validation for inductive load cycling.	Prefer AO4629 where inductive surge immunity is mandatory; Si7157DP acceptable for resistive loads only.
DMC2038LSD	SO-8, 30 V, N+P, R_DS(ON) = 32 mΩ/48 mΩ @ 10 V, Q_g = 5.8 nC/10.2 nC; specified for −55 to +150 °C but no R_g test guarantee.	Marginally higher R_DS(ON) raises conduction loss by ~12% at 5 A; no factory R_g binning for timing-critical bridges.	Choose AO4629 when precise gate timing and low-loss operation at 4.5 V drive are required; DMC2038LSD suits cost-sensitive non-timing-critical designs.

Compared with Si7157DP and DMC2038LSD, AO4629 provides verified UIS ruggedness, tighter R_g control, and lower 4.5 V R_DS(ON) - making it the preferred choice for motor drives and synchronous buck regulators demanding reliability under transient stress.

Availability

AO4629 is available at Aetrix Electronics and suitable for motor control half-bridges, synchronous buck converters, and USB-C power delivery switches requiring stable component supply, full traceability, and long-term lifecycle support.

Supply support for AO4629 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Alpha & Omega Semiconductor (AOS) is a fabless power semiconductor company specializing in high-efficiency MOSFETs, IGBTs, and power ICs for computing, consumer, and industrial markets.

The AO4629 belongs to AOS's trench-based complementary MOSFET product line, designed specifically for space-constrained, high-frequency switching applications requiring matched N/P characteristics and robust transient handling without external protection.

FAQ

What is the maximum continuous drain current for each channel of the AO4629?

The AO4629 specifies 6 A continuous drain current for the N-channel device and −5.5 A for the P-channel device, both measured at T_A = 25°C with SOIC-8 mounting on 1 in² FR-4 board (2 oz copper). Derating applies above 70°C ambient; full ratings require proper PCB thermal design using the exposed drain pads.

Does the AO4629 support 3.3 V logic-level gate drive?

The AO4629 supports partial enhancement at 3.3 V, but its guaranteed R_DS(ON) is specified only at V_GS = ±4.5 V and ±10 V. At 3.3 V, the N-channel V_GS(th) min is 1.2 V and P-channel min is −1.5 V, so turn-on occurs but R_DS(ON) rises significantly - use 4.5 V or higher for reliable low-loss operation in the AO4629.

How is the thermal performance of the AO4629 characterized in SOIC-8?

The AO4629 has two distinct junction-to-ambient thermal resistances: 74 °C/W for the N-channel and 90 °C/W for the P-channel, measured per JEDEC standards on 1 in² FR-4 board with 2 oz copper. These values assume optimal PCB layout with thermal vias under the exposed drain pads; actual performance depends on user board design and airflow.

Is the AO4629 qualified for automotive applications?

The AO4629 is explicitly rated for consumer and industrial markets per its datasheet revision 2.1 (August 2023); it is not AEC-Q101 qualified and carries no automotive temperature or reliability certification. For automotive use, consult AOS's automotive-grade equivalents such as the AON6254 or AON6290 series instead of the AO4629.

What does "100% UIS tested" mean for the AO4629?

"100% UIS tested" means every AO4629 unit undergoes unclamped inductive switching stress at rated current and voltage, verifying minimum avalanche energy capability of 17 mJ (N-channel) and 14 mJ (P-channel). This ensures field reliability in inductive load circuits without requiring external snubbers or clamps.

AO4629 Specifications

Product attributes: Attribute value

Manufacturer:: Alpha & Omega Semiconductor Inc.

Series:: -

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Technology:: MOSFET (Metal Oxide)

Configuration:: N and P-Channel, Common Drain

FET Feature:: Logic Level Gate

Drain to Source Voltage (Vdss):: 30V

Current - Continuous Drain (Id) @ 25°C:: 6A, 5.5A

Rds On (Max) @ Id, Vgs:: 30mOhm @ 6A, 10V

Vgs(th) (Max) @ Id:: 2.4V @ 250µA

Gate Charge (Qg) (Max) @ Vgs:: 6.3nC @ 10V

Input Capacitance (Ciss) (Max) @ Vds:: 310pF @ 15V

Power - Max:: 2W

Operating Temperature:: -55°C ~ 150°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SOIC

AO4629 FAQ

1.How can I place an order for AO4629 through Aetrix?

Please submit a Request for Quotation (RFQ) for AO4629 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AO4629 reliable?

The price and inventory of AO4629 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AO4629 is usually 5 days.

3.What payment methods are accepted for AO4629?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AO4629 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AO4629?

AO4629 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AO4629 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AO4629?

For technical support, including AO4629 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AO4629 requirements.

6.How does Aetrix verify that AO4629 is sourced from the original manufacturer or authorized distributors?

All AO4629 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AO4629 meets industry standards.

7.What is the process for return or replacement of AO4629?

All AO4629 units undergo pre-shipment inspection (PSI). If there is an issue with AO4629, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AO4629 part is unused and in its original packaging.

Return procedure for AO4629:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…