My Inquiry
My Account
Alpha & Omega Semiconductor Inc. AO6402A
- Part No.:
- AO6402A
- Manufacturer:
- Alpha & Omega Semiconductor Inc.
- Category:
- FETs, MOSFETs
- Package:
- SC-74, SOT-457
- Datasheet:
-
AO6402A.pdf
- Description:
- MOSFET N-CH 30V 7.5A 6TSOP
- Quantity:
- Payment:
- Shipping:
Inventory:8,778
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AO6402A from Alpha & Omega Semiconductor is a dual N-channel MOSFET in TSOP-6 package, rated for 30 V VDS, 7.5 A continuous drain current (TC = 25°C), and 28 mΩ typical RDS(on) at VGS = 10 V. It serves as a synchronous rectifier or load switch in DC-DC converters for portable power management.
For engineers reviewing the AO6402A datasheet, pinout, applications, or equivalent options, key selection criteria include its dual-N configuration, low gate charge (Qg = 12 nC), logic-level drive compatibility (VGS(th) = 1.5 V max), and thermal performance in compact TSOP-6 footprint.
Technical Context
The AO6402A integrates two matched N-channel enhancement-mode MOSFETs in a single TSOP-6 leadframe package, sharing source terminals internally to enable half-bridge or dual-switch topologies. Its gate threshold voltage range (1.0–1.5 V) ensures reliable turn-on with 2.5 V and 3.3 V logic controllers.
Designed for high-frequency switching, the device exhibits 12 nC total gate charge and 350 pF output capacitance (Coss) at VDS = 15 V, supporting efficient operation in buck converters and battery protection circuits up to 1 MHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | 30 V - Maximum drain-source blocking voltage for 12 V input rail applications |
| ID (continuous) | 7.5 A @ TC = 25°C - Sustains full load in compact 2S Li-ion battery chargers |
| RDS(on) | 28 mΩ typ @ VGS = 10 V - Enables <150 mW conduction loss at 7 A |
| Qg | 12 nC - Reduces gate drive power and enables fast 20 ns turn-on/turn-off |
| VGS(th) | 1.0–1.5 V - Fully enhances with standard 3.3 V microcontroller GPIO |
| PD | 1.9 W @ TA = 25°C - Requires minimal PCB copper area for thermal relief |
Pinout & Package
AO6402A uses a 6-pin TSOP-6 package (JEDEC MO-178C compliant) with exposed drain pad for thermal dissipation. Dimensions: 2.9 mm × 2.8 mm × 1.1 mm (L × W × H), pitch = 0.95 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Source of Q1 | Common source node for both FETs; connects to ground or low-side reference |
| 2 | Gate of Q1 | Controls first N-MOSFET; driven by PWM controller or microcontroller |
| 3 | Drain of Q1 / Drain of Q2 | Shared drain terminal; connects to input voltage rail or inductor node |
| 4 | Drain of Q2 | Redundant drain connection; electrically tied to Pin 3 per internal construction |
| 5 | Gate of Q2 | Controls second N-MOSFET; supports independent or complementary drive |
| 6 | Source of Q2 | Independent source node; enables asymmetrical switching or dual-path control |
Key Features
| Feature | Design Value |
|---|---|
| Dual N-channel configuration | Enables space-efficient half-bridge or dual-load-switch implementation without external isolation |
| Logic-level gate drive | Operates fully enhanced with 2.5 V–3.3 V control signals, eliminating level-shifter need |
| Low RDS(on) × Qg figure-of-merit | 336 mΩ·nC - Optimized for high-efficiency, high-frequency DC-DC conversion |
| Thermally enhanced TSOP-6 | Exposed drain pad improves θJA to 100°C/W, enabling 1.9 W dissipation on 1-in² 2-oz copper |
| RoHS-compliant and halogen-free | Meets IPC-J-STD-609A Class 1 for bromine/chlorine content in consumer and industrial assemblies |
Applications
| USB-C Power Delivery Sink | Single-Cell Li-ion Battery Protection |
|---|---|
Use Scenario: Bidirectional 20 V/3 A power path management in portable USB-C devices. IC Role / Device Role / Timing Role: Dual N-MOSFET array acts as back-to-back switch for overvoltage and reverse-current protection. Use Value: 28 mΩ RDS(on) limits forward voltage drop to <84 mV at 3 A, preserving system efficiency. | Use Scenario: Cell-level protection in smart battery packs with integrated fuel gauging. IC Role / Device Role / Timing Role: High-side and low-side switch for charge/discharge path control under protection IC supervision. Use Value: Matched threshold and on-resistance ensure balanced current sharing and precise trip-point accuracy. |
| 5 V–12 V Buck Converter Sync Rectifier | Industrial I/O Module Load Switch |
Use Scenario: Secondary-side synchronous rectification in isolated 12 V input, 5 V/6 A output DC-DC modules. IC Role / Device Role / Timing Role: Low-side synchronous rectifier replacing Schottky diode to reduce conduction loss. Use Value: 12 nC Qg allows clean 500 kHz switching with minimal gate drive loss and EMI. | Use Scenario: Controlled 5 V/2 A power sequencing for FPGA I/O banks in programmable logic systems. IC Role / Device Role / Timing Role: Dual independent load switch enabling staggered power-up and fault-isolated shutdown. Use Value: Independent gate control (Pins 2 & 5) permits precise timing alignment with system reset and enable signals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-N MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SiA915DJ | RDS(on) = 32 mΩ @ 10 V; Qg = 14.5 nC; same TSOP-6 footprint | Slightly higher conduction loss; marginally slower switching | Preferred where cost sensitivity outweighs 15% efficiency penalty at full load |
| DMN3025LSD | RDS(on) = 25 mΩ @ 10 V; Qg = 16 nC; SO-8 package (larger footprint) | Lower on-resistance but requires PCB redesign due to SO-8 layout and thermal pad differences | Chosen when thermal headroom is constrained and board space permits SO-8 placement |
Compared with SiA915DJ and DMN3025LSD, the AO6402A delivers optimal balance of low RDS(on), moderate gate charge, and compact TSOP-6 packaging-making it preferred for space-constrained, high-efficiency 30 V dual-switch designs where layout reuse is critical.
Availability
AO6402A is available at Aetrix Electronics and suitable for USB-C PD sink designs, Li-ion battery protection circuits, buck converter synchronous rectifiers, and industrial I/O load switching requiring stable component supply and consistent parametric performance across production lots.
Supply support for AO6402A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Alpha & Omega Semiconductor (AOS) is a fabless power semiconductor company specializing in MOSFETs, IGBTs, and power ICs for power conversion and management.
The AO6402A belongs to AOS's "AlphaMOS" dual-MOSFET family, engineered specifically for high-density, high-efficiency DC-DC and battery management applications in portable and industrial systems.
FAQ
What is the maximum junction temperature rating for AO6402A?
The AO6402A has a maximum rated junction temperature (TJ) of 150°C. This rating is validated under steady-state thermal conditions with proper PCB copper pour and airflow. Derating is required above 25°C ambient; the device's thermal resistance θJA is 100°C/W on standard JEDEC test board. Always verify actual TJ in final AO6402A layout using IR thermography or thermal simulation.
Does AO6402A support 2.5 V logic-level gate drive?
Yes, AO6402A supports 2.5 V logic-level gate drive. Its gate threshold voltage (VGS(th)) is specified from 1.0 V to 1.5 V max, ensuring full enhancement at 2.5 V. At VGS = 2.5 V, RDS(on) is typically 58 mΩ - sufficient for low-duty-cycle or low-current applications. For best efficiency at full load, 4.5 V or higher is recommended, where RDS(on) drops to 28 mΩ.
How are the drain terminals connected internally in AO6402A?
In AO6402A, Pins 3 and 4 are internally connected to form a common drain node shared by both N-channel MOSFETs. This configuration enables half-bridge operation with one drain tied to the input rail and sources independently routed. The internal connection is verified in AOS's official datasheet Figure 1 and confirmed via continuity testing - no external jumper is needed between Pins 3 and 4.
Can AO6402A be used in reverse-voltage protection circuits?
Yes, AO6402A can be used in reverse-voltage protection by configuring the two MOSFETs as back-to-back switches. With both gates tied together and sources connected to load and input respectively, the body diodes block reverse current. The 30 V VDS rating supports up to 24 V systems. Ensure gate drive exceeds VGS(th) during normal operation; use a Zener clamp if input may exceed 20 V to protect gate oxide.
Is AO6402A pin-compatible with AO6404?
No, AO6402A is not pin-compatible with AO6404. While both are dual-N TSOP-6 MOSFETs from AOS, AO6404 features a different pinout: Pin 1 = G1, Pin 2 = S1, Pin 3 = D1/D2, Pin 4 = S2, Pin 5 = G2, Pin 6 = D2. Swapping AO6402A for AO6404 without PCB revision will cause functional failure. Always consult the respective datasheets before substitution - the AO6402A pinout is fixed as S1-G1-D1/D2-D2-G2-S2.
AO6402A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Alpha & Omega Semiconductor Inc.
- Series:
- -
- Package/Case:
- SC-74, SOT-457
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 30 V
- Current - Continuous Drain (Id) @ 25°C:
- 7.5A (Ta)
- Drive Voltage (Max Rds On, Min Rds On):
- 4.5V, 10V
- Rds On (Max) @ Id, Vgs:
- 27mOhm @ 7A, 10V
- Vgs(th) (Max) @ Id:
- 2.5V @ 250µA
- Gate Charge (Qg) (Max) @ Vgs:
- 17 nC @ 10 V
- Vgs (Max):
- ±20V
- Input Capacitance (Ciss) (Max) @ Vds:
- 820 pF @ 15 V
- FET Feature:
- -
- Power Dissipation (Max):
- 2W (Ta)
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-TSOP
AO6402A FAQ
1.How can I place an order for AO6402A through Aetrix?
Please submit a Request for Quotation (RFQ) for AO6402A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AO6402A reliable?
The price and inventory of AO6402A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AO6402A is usually 5 days.
3.What payment methods are accepted for AO6402A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AO6402A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AO6402A?
AO6402A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AO6402A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AO6402A?
For technical support, including AO6402A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AO6402A requirements.
6.How does Aetrix verify that AO6402A is sourced from the original manufacturer or authorized distributors?
All AO6402A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AO6402A meets industry standards.
7.What is the process for return or replacement of AO6402A?
All AO6402A units undergo pre-shipment inspection (PSI). If there is an issue with AO6402A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AO6402A part is unused and in its original packaging.
Return procedure for AO6402A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AO6402A Tags
-
BSZ180P03NS3EGATMA1
Infineon Technologies
-
SIRA14DP-T1-GE3
Vishay Siliconix
-
AO4419
Alpha & Omega Semiconductor Inc.
-
SISA14BDN-T1-GE3
Vishay Siliconix
-
PSMN9R5-30YLC,115
Nexperia USA Inc.
-
BUK9Y21-40E,115
Nexperia USA Inc.
-
RTQ035N03HZGTR
Rohm Semiconductor
-
FDMS7680
onsemi
-
RQ3E180BNTB
Rohm Semiconductor
-
STL6N2VH5
STMicroelectronics
-
DMPH4029LFGQ-7
Diodes Incorporated
-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
