Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Discrete Semiconductor Products > Transistors > FETs, MOSFETs > FETs, MOSFETs

Alpha & Omega Semiconductor Inc. AOI4126

Name: AOI4126
Brand: Alpha & Omega Semiconductor Inc.
SKU: AOI4126
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AOI4126

Manufacturer:: Alpha & Omega Semiconductor Inc.

Category:: FETs, MOSFETs

Package:: TO-251-3 Stub Leads, IPAK

Datasheet:: AOI4126.pdf

Description:: MOSFET N-CH 100V 7.5A/43A TO251A

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,461

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AOI4126 from Alpha & Omega Semiconductor is a 100V N-Channel MOSFET fabricated with SDMOSTM trench technology, delivering <24mΩ R_DS(ON) at V_GS=10V, 43A continuous drain current at T_C=25°C, and 100% UIS-tested ruggedness for high-reliability PWM and load-switching applications in industrial power supplies.

For engineers reviewing the AOI4126 datasheet, pinout, applications, or equivalent options, key selection criteria include its TO-252 (DPAK) package thermal performance (R_θJC = 1.5°C/W), low gate charge (Q_g = 28 nC typ), and body diode recovery characteristics (Q_rr = 82 nC, t_rr = 20 ns) critical for synchronous rectification and flyback converters.

Technical Context

The AOI4126 operates as a unidirectional power switch with enhancement-mode gate control, optimized for hard-switched DC-DC topologies requiring fast turn-on (t_D(on) = 12 ns) and controlled turn-off (t_D(off) = 17 ns) to minimize switching losses. Its gate threshold voltage (2–4 V) ensures compatibility with standard 3.3V/5V logic-level drivers.

Thermal design leverages junction-to-case conduction (R_θJC = 1.5°C/W) for heatsink-coupled operation up to 175°C maximum junction temperature, while the 42°C/W junction-to-ambient rating assumes 1 in² FR-4 board with 2 oz copper under still air conditions.

Key Specifications

Parameter	Value and Actual Design Meaning
V_DS	100 V - Maximum blocking voltage for 48V input bus and 100V intermediate bus applications.
R_DS(ON) @ V_GS=10V	<24 mΩ - Enables ≤1.0 W conduction loss at 43A, supporting high-efficiency 200W+ power stages.
I_D Continuous @ T_C=25°C	43 A - Sustains full-load current without derating when mounted on adequate heatsink.
Q_g	28 nC (typ) - Reduces gate drive power requirement and enables >500 kHz switching with low-R_g driver.
E_AS	100% UIS tested - Guarantees robustness against inductive switching stress without external snubbers.
t_rr / Q_rr	20 ns / 82 nC - Limits reverse recovery loss and EMI in secondary-side synchronous rectifiers.

Pinout & Package

AOI4126 uses the TO-252 (DPAK) surface-mount package with exposed drain pad for thermal and electrical connection. The package measures 6.7 × 6.2 × 2.4 mm and supports reflow soldering per IPC-J-STD-020.

Pin/Terminal	Circuit Role	Design Meaning
G (Gate)	Control terminal	Accepts 0–10 V logic-level signals; requires ≤1.0 Ω series gate resistor to damp ringing from 0.65 Ω typical R_g.
D (Drain)	High-side power output	Connected to PCB copper pour for thermal dissipation; electrically tied to exposed backside metal pad.
S (Source)	Power return reference	Provides low-inductance return path for load current; serves as local ground reference for gate driver.

Key Features

Feature	Design Value
SDMOSTM trench process	Combines low R_DS(ON) and low Q_g to achieve superior figure-of-merit (R_DS(ON) × Q_g = 0.67 Ω·nC) for high-frequency efficiency.
100% UIS testing	Validates single-pulse avalanche energy handling up to rated E_AS, eliminating need for design margining in inductive loads.
Body diode soft recovery	Softness factor S > 1.5 (at 125°C) reduces voltage overshoot and EMI during freewheeling in buck and LLC resonant converters.
Low R_θJC	1.5°C/W enables >60 W power dissipation with modest heatsinking, suitable for compact 1U server PSUs.

Applications

Industrial Motor Drives	Server Power Supplies
Use Scenario: Half-bridge leg in 48V BLDC motor gate driver with 20 kHz PWM frequency and 30A peak phase current. IC Role / Device Role / Timing Role: High-side N-channel switch enabling efficient regenerative braking via synchronous rectification. Use Value: Low Q_gd/Q_g ratio (10 nC / 28 nC) minimizes Miller-induced shoot-through risk during commutation.	Use Scenario: Primary-side switch in 800W 12V-output LLC resonant converter operating at 300–700 kHz. IC Role / Device Role / Timing Role: Hard-switched power FET managing ZVS transition timing and conduction loss trade-off. Use Value: 24 mΩ R_DS(ON) and 1770 pF C_iss support optimal dead-time tuning for minimal circulating current loss.
Telecom Rectifiers	EV Onboard Chargers
Use Scenario: Output synchronous rectifier in 48V telecom rectifier with 96% target efficiency at full load. IC Role / Device Role / Timing Role: Low-voltage-drop freewheeling path replacing Schottky diode in secondary-side synchronous rectification. Use Value: 0.66 V V_SD and 82 nC Q_rr reduce conduction + recovery losses by 35% vs. 45V Schottky alternatives.	Use Scenario: DC-DC isolation stage in 6.6 kW OBC handling 400V battery input and 400V HV bus regulation. IC Role / Device Role / Timing Role: Unidirectional power switch in dual-active-bridge topology managing bidirectional power flow control. Use Value: 175°C max T_J and 100% R_g tested ensure reliability under sustained 105°C ambient automotive under-hood conditions.

Industrial Motor Drives

Server Power Supplies

Use Scenario: Half-bridge leg in 48V BLDC motor gate driver with 20 kHz PWM frequency and 30A peak phase current.

IC Role / Device Role / Timing Role: High-side N-channel switch enabling efficient regenerative braking via synchronous rectification.

Use Value: Low Q_gd/Q_g ratio (10 nC / 28 nC) minimizes Miller-induced shoot-through risk during commutation.

Use Scenario: Primary-side switch in 800W 12V-output LLC resonant converter operating at 300–700 kHz.

IC Role / Device Role / Timing Role: Hard-switched power FET managing ZVS transition timing and conduction loss trade-off.

Use Value: 24 mΩ R_DS(ON) and 1770 pF C_iss support optimal dead-time tuning for minimal circulating current loss.

Telecom Rectifiers

EV Onboard Chargers

Use Scenario: Output synchronous rectifier in 48V telecom rectifier with 96% target efficiency at full load.

IC Role / Device Role / Timing Role: Low-voltage-drop freewheeling path replacing Schottky diode in secondary-side synchronous rectification.

Use Value: 0.66 V V_SD and 82 nC Q_rr reduce conduction + recovery losses by 35% vs. 45V Schottky alternatives.

Use Scenario: DC-DC isolation stage in 6.6 kW OBC handling 400V battery input and 400V HV bus regulation.

IC Role / Device Role / Timing Role: Unidirectional power switch in dual-active-bridge topology managing bidirectional power flow control.

Use Value: 175°C max T_J and 100% R_g tested ensure reliability under sustained 105°C ambient automotive under-hood conditions.

Equivalent & Alternatives

The following parts are listed as comparable options for similar N-channel power MOSFET applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
STP110N10F7	R_DS(ON) = 11.5 mΩ @ 10V, higher Q_g (52 nC), TO-220 package	Requires larger heatsink due to higher R_θJA; better for lower-frequency (<100 kHz) high-current designs	Select when board space allows TO-220 and lower conduction loss outweighs gate drive complexity.
IRF3205PBF	R_DS(ON) = 8.0 mΩ @ 10V, no UIS rating, TO-220 package	Lacks avalanche ruggedness validation; unsuitable for inductive switching without snubber	Choose only for non-inductive, low-dV/dt linear regulator or battery protection use cases.

Compared with STP110N10F7 and IRF3205PBF, the AOI4126 offers superior thermal density (TO-252 footprint), verified UIS robustness for unclamped inductive loads, and optimized Q_g/R_DS(ON) balance-making it preferred for space-constrained, high-frequency, and reliability-critical power conversion.

Availability

AOI4126 is available at Aetrix Electronics and suitable for industrial motor drives, server power supplies, and telecom rectifiers requiring stable component supply and long-term production continuity.

Supply support for AOI4126 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Alpha & Omega Semiconductor (AOS) is a fabless power semiconductor company specializing in high-performance MOSFETs, IGBTs, and power ICs for computing, consumer, and industrial markets.

The AOI4126 belongs to AOS's SDMOSTM trench MOSFET product line, engineered for high-efficiency, high-frequency DC-DC conversion where low gate charge and rugged avalanche capability are essential.

FAQ

What is the maximum continuous drain current rating for AOI4126 at 100°C case temperature?

The AOI4126 supports 30 A continuous drain current at T_C = 100°C, as specified in the Absolute Maximum Ratings table. This derating reflects thermal limits of the TO-252 package and must be validated against actual board layout and heatsinking. The AOI4126 maintains safe operation within its SOA curve up to this current level when pulse widths remain below 10 seconds.

Does AOI4126 support logic-level gate drive at 3.3V?

No, the AOI4126 is not a logic-level MOSFET. Its gate threshold voltage ranges from 2.0 V to 4.0 V, but R_DS(ON) remains high (>100 mΩ) at V_GS = 3.3 V. Full enhancement requires V_GS ≥ 7 V (R_DS(ON) < 30 mΩ) or ideally 10 V (<24 mΩ). The AOI4126 should be driven with a dedicated gate driver capable of 10 V output.

What is the significance of 100% R_g testing for AOI4126?

100% R_g testing verifies that each AOI4126 unit has gate resistance within 0.3–1.0 Ω, ensuring consistent switching speed and gate drive power requirements across production lots. This screening prevents outliers that could cause timing mismatch or excessive gate dissipation in paralleled configurations or high-frequency operation.

Can AOI4126 be used in avalanche mode for clamping applications?

Yes, the AOI4126 is 100% UIS tested, meaning every unit is validated for unclamped inductive switching energy (E_AS) at rated conditions. It can safely absorb inductive energy without failure, making it suitable for active clamp circuits and snubberless flyback designs-provided peak avalanche current and time are within the SOA curve limits shown in Figure 12.

What is the thermal resistance from junction to case (R_θJC) for AOI4126, and how is it measured?

The AOI4126 has R_θJC = 1.5°C/W, measured with the device mounted to a large heatsink under controlled lab conditions (per Note F). This value represents the dominant thermal path when the exposed drain pad is soldered to a copper plane or heatsink, and is used to calculate maximum power dissipation in heatsink-coupled applications.

AOI4126 Specifications

Product attributes: Attribute value

Manufacturer:: Alpha & Omega Semiconductor Inc.

Series:: SDMOS™

Package/Case:: TO-251-3 Stub Leads, IPAK

Packaging:: Tube

Product Status:: Active

FET Type:: N-Channel

Technology:: MOSFET (Metal Oxide)

Drain to Source Voltage (Vdss):: 100 V

Current - Continuous Drain (Id) @ 25°C:: 7.5A (Ta), 43A (Tc)

Drive Voltage (Max Rds On, Min Rds On):: 7V, 10V

Rds On (Max) @ Id, Vgs:: 24mOhm @ 20A, 10V

Vgs(th) (Max) @ Id:: 4V @ 250µA

Gate Charge (Qg) (Max) @ Vgs:: 42 nC @ 10 V

Vgs (Max):: ±25V

Input Capacitance (Ciss) (Max) @ Vds:: 2200 pF @ 50 V

FET Feature:: -

Power Dissipation (Max):: 3W (Ta), 100W (Tc)

Operating Temperature:: -55°C ~ 175°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: TO-251A

AOI4126 FAQ

1.How can I place an order for AOI4126 through Aetrix?

Please submit a Request for Quotation (RFQ) for AOI4126 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AOI4126 reliable?

The price and inventory of AOI4126 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AOI4126 is usually 5 days.

3.What payment methods are accepted for AOI4126?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AOI4126 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AOI4126?

AOI4126 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AOI4126 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AOI4126?

For technical support, including AOI4126 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AOI4126 requirements.

6.How does Aetrix verify that AOI4126 is sourced from the original manufacturer or authorized distributors?

All AOI4126 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AOI4126 meets industry standards.

7.What is the process for return or replacement of AOI4126?

All AOI4126 units undergo pre-shipment inspection (PSI). If there is an issue with AOI4126, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AOI4126 part is unused and in its original packaging.

Return procedure for AOI4126:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-10 Schmitt Trigger Explained: Hysteresis, Circuits, Inverters and Applications

Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…