Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Discrete Semiconductor Products > Transistors > FETs, MOSFETs > FETs, MOSFETs

Alpha & Omega Semiconductor Inc. AOI4N60

Name: AOI4N60
Brand: Alpha & Omega Semiconductor Inc.
SKU: AOI4N60
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AOI4N60

Manufacturer:: Alpha & Omega Semiconductor Inc.

Category:: FETs, MOSFETs

Package:: TO-251-3 Stub Leads, IPAK

Datasheet:: AOI4N60.pdf

Description:: MOSFET N-CH 600V 4A TO251A

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,413

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AOI4N60 from Alpha & Omega Semiconductor is a 600 V, 4.5 A N-channel enhancement-mode MOSFET in TO-251AA (IPAK) package, featuring 2.7 Ω R_DS(on) at V_GS = 10 V, 100% UIS-rated ruggedness, and 100% avalanche-tested construction for reliable switching in offline SMPS and AC-DC adapters.

For engineers reviewing the AOI4N60 datasheet, pinout, applications, or equivalent options, key selection criteria include its 600 V blocking voltage, 4.5 A continuous drain current, 2.7 Ω on-resistance, TO-251AA thermal performance, and suitability for flyback and forward converter primary-side switches.

Technical Context

The AOI4N60 operates as a high-voltage power switch in hard-switched topologies, with gate threshold voltage (V_GS(th)) of 2.0–4.0 V enabling standard 10 V gate drive compatibility. Its 100% unclamped inductive switching (UIS) rating ensures robustness against transient energy during turn-off.

Thermal design leverages the TO-251AA package's exposed drain pad for low junction-to-case resistance (R_θJC = 2.5 °C/W), supporting operation up to 150 °C junction temperature. The device uses planar VDMOS technology optimized for high-voltage breakdown stability and low gate charge (Q_g = 12 nC).

Key Specifications

Parameter	Value and Actual Design Meaning
V_DS	600 V - supports universal-input offline SMPS designs without derating
I_D (continuous)	4.5 A @ T_C = 25 °C - defines maximum steady-state conduction capability at heatsink-limited conditions
R_DS(on)	2.7 Ω @ V_GS = 10 V - determines conduction loss in primary-side switch applications
Q_g	12 nC - impacts gate driver power requirement and switching transition time
E_AS	290 mJ - quantifies single-pulse avalanche energy handling for surge immunity
R_θJC	2.5 °C/W - enables thermal interface design with minimal heatsink area for TO-251AA mounting

Pinout & Package

AOI4N60 is housed in a TO-251AA (IPAK) surface-mount package with an exposed drain pad for thermal dissipation. The package conforms to JEDEC MO-232 (TO-251 variant) and features three terminals: Gate, Drain (tab), and Source.

Pin/Terminal	Circuit Role	Design Meaning
1 (Gate)	Control input	Receives PWM signal to modulate channel conduction; requires 10 V drive for full enhancement
2 (Drain)	High-voltage output node	Connected to transformer primary or bus rail; electrically tied to exposed metal tab
3 (Source)	Reference return path	Provides common reference for gate drive and current sensing; ties to ground or source resistor

Key Features

Feature	Design Value
100% UIS rated	Guarantees safe operation under unclamped inductive switching stress without external snubbers
100% avalanche tested	Each unit validated for E_AS ≥ 290 mJ, ensuring field reliability in overvoltage events
Low gate charge (Q_g)	12 nC reduces driver losses and improves efficiency in high-frequency (>100 kHz) converters
Exposed drain pad	Enables direct thermal coupling to PCB copper pour or heatsink, lowering R_θJA by up to 30%

Applications

AC-DC Adapter Primary Switch	Flyback Converter Output Rectifier
Use Scenario: 36 W universal-input adapter powering consumer electronics. IC Role / Device Role / Timing Role: High-side primary-side switch controlling transformer energy transfer during PWM on-time. Use Value: 600 V rating eliminates need for voltage clamping; 2.7 Ω R_DS(on) limits conduction loss to <1.2 W at full load.	Use Scenario: Secondary-side synchronous rectification in isolated 12 V/3 A flyback supply. IC Role / Device Role / Timing Role: Low-side synchronous rectifier replacing Schottky diode to reduce forward drop. Use Value: Enables >2% efficiency gain vs. 40 V Schottky due to lower V_DS(on) × I_D loss at light loads.
LED Driver Power Switch	Industrial PLC Input Stage
Use Scenario: Constant-current LED driver for street lighting with 230 V AC input. IC Role / Device Role / Timing Role: Primary-side switching element in buck-boost topology operating at 65 kHz. Use Value: 150 °C max junction temperature supports sealed enclosure operation without forced air cooling.	Use Scenario: Isolated digital input conditioning stage accepting 24 V DC industrial signals. IC Role / Device Role / Timing Role: Overvoltage protection switch clamping transients before optocoupler input. Use Value: 290 mJ E_AS withstands 1 kV/μs surge per IEC 61000-4-4 without failure.

AC-DC Adapter Primary Switch

Flyback Converter Output Rectifier

Use Scenario: 36 W universal-input adapter powering consumer electronics.

IC Role / Device Role / Timing Role: High-side primary-side switch controlling transformer energy transfer during PWM on-time.

Use Value: 600 V rating eliminates need for voltage clamping; 2.7 Ω R_DS(on) limits conduction loss to <1.2 W at full load.

Use Scenario: Secondary-side synchronous rectification in isolated 12 V/3 A flyback supply.

IC Role / Device Role / Timing Role: Low-side synchronous rectifier replacing Schottky diode to reduce forward drop.

Use Value: Enables >2% efficiency gain vs. 40 V Schottky due to lower V_DS(on) × I_D loss at light loads.

LED Driver Power Switch

Industrial PLC Input Stage

Use Scenario: Constant-current LED driver for street lighting with 230 V AC input.

IC Role / Device Role / Timing Role: Primary-side switching element in buck-boost topology operating at 65 kHz.

Use Value: 150 °C max junction temperature supports sealed enclosure operation without forced air cooling.

Use Scenario: Isolated digital input conditioning stage accepting 24 V DC industrial signals.

IC Role / Device Role / Timing Role: Overvoltage protection switch clamping transients before optocoupler input.

Use Value: 290 mJ E_AS withstands 1 kV/μs surge per IEC 61000-4-4 without failure.

Equivalent & Alternatives

The following parts are listed as comparable options for similar high-voltage MOSFET applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
STP4NK60ZFP	R_DS(on) = 3.0 Ω (higher), Q_g = 14 nC (higher), same TO-251AA package	Slightly higher conduction and switching losses in 65–100 kHz SMPS	Acceptable where 0.3 Ω R_DS(on) margin is available and cost sensitivity favors STMicroelectronics sourcing
IRFBC40APBF	V_DS = 600 V, R_DS(on) = 2.8 Ω, but TO-220 package (higher R_θJA)	Requires through-hole assembly and larger heatsink; unsuitable for dense SMT layouts	Only viable if board real estate allows TO-220 footprint and thermal budget permits higher R_θJA

Compared with STP4NK60ZFP and IRFBC40APBF, the AOI4N60 delivers lowest R_DS(on) in TO-251AA, enabling higher power density and better thermal performance in space-constrained AC-DC designs without sacrificing ruggedness.

Availability

AOI4N60 is available at Aetrix Electronics and suitable for AC-DC adapters, LED drivers, and industrial PLC input stages requiring stable component supply and long-term manufacturability.

Supply support for AOI4N60 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Alpha & Omega Semiconductor (AOS) is a fabless power semiconductor company specializing in high-efficiency MOSFETs, IGBTs, and power modules for power conversion and motor control.

The AOI4N60 belongs to AOS's high-voltage planar MOSFET product line, engineered for reliability in offline power supplies and industrial equipment operating across wide ambient temperature ranges.

FAQ

What is the maximum junction temperature rating for AOI4N60?

The AOI4N60 has a maximum rated junction temperature of 150 °C, verified per JEDEC JESD22-A108. This allows operation in sealed enclosures or high-ambient environments typical of industrial LED drivers and AC-DC adapters. Derating curves in the AOI4N60 datasheet define safe I_D limits above 25 °C case temperature, and thermal design must account for R_θJC = 2.5 °C/W and PCB copper area.

Does AOI4N60 support gate drive with 5 V logic-level signals?

No, AOI4N60 is not a logic-level MOSFET. Its gate threshold voltage range is 2.0–4.0 V, but full enhancement requires V_GS ≥ 10 V to achieve the specified 2.7 Ω R_DS(on). Driving AOI4N60 with only 5 V may result in excessive conduction loss and thermal runaway. A dedicated 10–15 V gate driver is required for reliable AOI4N60 operation in SMPS applications.

Is AOI4N60 suitable for synchronous rectification in flyback converters?

Yes, AOI4N60 can be used as a synchronous rectifier on the secondary side of flyback converters when configured in low-side configuration with appropriate gate timing control. Its 600 V rating provides margin against voltage spikes, and its 2.7 Ω R_DS(on) yields lower conduction loss than Schottky diodes above ~0.5 A load current. However, gate drive complexity increases versus diode replacement, and layout must minimize parasitic inductance to avoid shoot-through.

What is the avalanche energy rating (E_AS) of AOI4N60?

The AOI4N60 is rated for 290 mJ single-pulse avalanche energy (E_AS) at T_J = 25 °C, measured per JEDEC JESD24-1. Each unit undergoes 100% production avalanche testing to this level. This rating enables robust operation during inductive turn-off transients in flyback and forward converters without external snubbers, directly contributing to system reliability in AOI4N60-based power supplies.

How does the TO-251AA package of AOI4N60 compare thermally to TO-220?

The TO-251AA package of AOI4N60 offers lower profile and surface-mount compatibility versus TO-220, with R_θJC = 2.5 °C/W-comparable to many TO-220 devices-but significantly higher R_θJA unless mounted on large copper pours. Unlike TO-220, TO-251AA lacks a mounting hole, relying on solder adhesion and thermal vias for heat transfer. For AOI4N60, optimal thermal performance requires ≥250 mm² of 2 oz copper connected to the drain pad via ≥6 thermal vias.

AOI4N60 Specifications

Product attributes: Attribute value

Manufacturer:: Alpha & Omega Semiconductor Inc.

Series:: -

Package/Case:: TO-251-3 Stub Leads, IPAK

Packaging:: Tube

Product Status:: Not For New Designs

FET Type:: N-Channel

Technology:: MOSFET (Metal Oxide)

Drain to Source Voltage (Vdss):: 600 V

Current - Continuous Drain (Id) @ 25°C:: 4A (Tc)

Drive Voltage (Max Rds On, Min Rds On):: 10V

Rds On (Max) @ Id, Vgs:: 2.3Ohm @ 2A, 10V

Vgs(th) (Max) @ Id:: 4.5V @ 250µA

Gate Charge (Qg) (Max) @ Vgs:: 14.5 nC @ 10 V

Vgs (Max):: ±30V

Input Capacitance (Ciss) (Max) @ Vds:: 640 pF @ 25 V

FET Feature:: -

Power Dissipation (Max):: 104W (Tc)

Operating Temperature:: -50°C ~ 150°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: TO-251A

AOI4N60 FAQ

1.How can I place an order for AOI4N60 through Aetrix?

Please submit a Request for Quotation (RFQ) for AOI4N60 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AOI4N60 reliable?

The price and inventory of AOI4N60 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AOI4N60 is usually 5 days.

3.What payment methods are accepted for AOI4N60?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AOI4N60 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AOI4N60?

AOI4N60 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AOI4N60 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AOI4N60?

For technical support, including AOI4N60 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AOI4N60 requirements.

6.How does Aetrix verify that AOI4N60 is sourced from the original manufacturer or authorized distributors?

All AOI4N60 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AOI4N60 meets industry standards.

7.What is the process for return or replacement of AOI4N60?

All AOI4N60 units undergo pre-shipment inspection (PSI). If there is an issue with AOI4N60, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AOI4N60 part is unused and in its original packaging.

Return procedure for AOI4N60:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-10 Schmitt Trigger Explained: Hysteresis, Circuits, Inverters and Applications

Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…