Nexperia USA Inc. BUK7K25-40E,115
- Part No.:
- BUK7K25-40E,115
- Manufacturer:
- Nexperia USA Inc.
- Category:
- FET, MOSFET Arrays
- Package:
- SOT-1205, 8-LFPAK56
- Datasheet:
-
BUK7K25-40E,115.pdf
- Description:
- MOSFET 2N-CH 40V 27A LFPAK56D
- Quantity:
- Payment:

- Shipping:

Inventory:2,824
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
BUK7K25-40E from Nexperia is a dual N-channel TrenchMOS standard-level power MOSFET in LFPAK56D (SOT1205) package, rated for 40 V VDS, 27 A continuous drain current at 25 °C mounting base temperature, and 175 °C junction operation. It delivers 21.25 mΩ typical RDS(on) at VGS = 10 V and ID = 5 A, with QGD = 2.6 nC and Rth(j-mb) = 4.68 K/W - engineered for high-reliability 12 V automotive load switching including solenoids, motors, and transmission control.
For engineers reviewing the BUK7K25-40E datasheet, BUK7K25-40E pinout, BUK7K25-40E application, or BUK7K25-40E equivalent, this AEC-Q101-qualified dual FET supports thermally demanding automotive environments, offers true standard-level gate drive (VGS(th) > 1 V at 175 °C), and provides repetitive avalanche capability - critical for start-stop micro-hybrid systems and ultra-high-performance power switching where thermal stability and ruggedness are non-negotiable.
Technical Context
This device integrates two independent N-channel MOSFETs in a single LFPAK56D package, sharing no internal connection between channels - enabling fully isolated dual-switching paths. Its TrenchMOS architecture delivers low RDS(on) with tight parametric distribution across temperature, while the 175 °C Tj rating and 4.68 K/W junction-to-mounting-base thermal resistance support direct PCB copper pad thermal coupling without heatsinks in constrained layouts.
The gate threshold voltage remains functional above 1 V even at maximum junction temperature, ensuring reliable turn-on with standard 5 V or 12 V logic drivers. Repetitive avalanche energy rating of 10 mJ (single-pulse, ID = 28 A) and 107 A peak drain current (10 µs pulse) provide robustness against inductive kickback in motor and solenoid control circuits without external snubbers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | 40 V - Maximum drain-source blocking voltage; suitable for 12 V automotive battery systems with load-dump margin. |
| RDS(on) @ 10 V, 25 °C | 21.25 mΩ typ - Enables <1 W conduction loss at 5 A, reducing thermal stress in compact PCB layouts. |
| ID cont @ Tmb = 25 °C | 27 A - Continuous current capability defined at mounting base temperature, not ambient; enables accurate thermal design using PCB copper area. |
| QGD | 2.6 nC - Low gate-drain charge minimizes Miller-induced switching delay and improves hard-switching efficiency in PWM-driven loads. |
| Rth(j-mb) | 4.68 K/W - Thermal resistance measured to mounting base; allows precise junction temperature estimation from copper pad temperature in production assemblies. |
| Avalanche Energy EAS | 10 mJ (single-pulse) - Rated for inductive energy absorption without failure; supports unclamped inductive switching in transmission actuators. |
| VGS(th) @ 175 °C | >1 V - Ensures gate turn-on remains viable under worst-case thermal conditions, eliminating need for gate-boost circuitry. |
Pinout & Package
Package: LFPAK56D (SOT1205), surface-mount plastic package with exposed copper mounting base for enhanced thermal performance and mechanical robustness in automotive vibration environments.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | S1 | Source terminal of FET1 - electrically isolated from S2; connects directly to low-side return path for first switched load. |
| 2 | G1 | Gate terminal of FET1 - requires standard-level drive (≥4.5 V typical VGS(th) at 25 °C); decoupling capacitor recommended near PCB pad. |
| 3 | S2 | Source terminal of FET2 - independent of S1; enables dual independent low-side switches sharing common ground plane. |
| 4 | G2 | Gate terminal of FET2 - fully isolated from G1; supports asynchronous or synchronized dual-gate control strategies. |
| 5 & 6 | D2 | Drain terminal of FET2 - internally paralleled pins (pins 5 and 6) reduce bondwire inductance and improve current sharing in high-di/dt applications. |
| 7 & 8 | D1 | Drain terminal of FET1 - internally paralleled pins (pins 7 and 8) enhance pulsed current handling and reduce thermal hotspots during avalanche events. |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q101 qualified | Validated for automotive-grade reliability including temperature cycling, HTRB, and ESD per JESD22 standards - required for engine bay and chassis-mounted modules. |
| Repetitive avalanche rated | Rated for repeated unclamped inductive switching up to 10 mJ per pulse - eliminates need for external clamping diodes in solenoid and relay driver designs. |
| 175 °C junction rating | Enables operation in under-hood environments without derating; supports full 27 A current capability up to Tmb = 100 °C per Fig. 1. |
| True standard-level gate | VGS(th) > 1 V at 175 °C ensures compatibility with 3.3 V, 5 V, and 12 V microcontroller GPIOs without level-shifting circuitry. |
| LFPAK56D thermal performance | 4.68 K/W Rth(j-mb) enables >2× higher power density than SO8 packages - reduces PCB area by consolidating dual-FET functionality into one footprint. |
Applications
| Engine Start-Stop Control | Transmission Solenoid Driver |
|---|---|
|
Use Scenario: Managing battery disconnect and starter motor engagement in micro-hybrid vehicles during automatic engine restart. IC Role / Device Role / Timing Role: Dual low-side switch controlling starter relay coil and battery isolation contactor - each FET handles separate 12 V inductive loads with independent timing. Use Value: 175 °C rating and 10 mJ avalanche energy prevent failure during rapid restart cycles; dual integration reduces board space vs. discrete SO8 solutions. |
Use Scenario: Driving hydraulic solenoids in automatic transmission valve bodies requiring precise PWM-controlled current regulation. IC Role / Device Role / Timing Role: Dual N-channel switch implementing half-bridge configuration for bidirectional solenoid current control - FET1 and FET2 operate in complementary mode. Use Value: Low 21.25 mΩ RDS(on) minimizes I²R heating during sustained 5–10 A duty cycles; QGD = 2.6 nC enables clean 20 kHz PWM switching without shoot-through risk. |
| Electric Power Steering (EPS) Motor Phase Switch | Body Control Module (BCM) Lamp Load Management |
|
Use Scenario: High-current phase switching in brushless EPS motor inverters where space and thermal constraints limit heatsink use. IC Role / Device Role / Timing Role: Dual FET used as synchronous rectifier pair in one leg of three-phase inverter - D1/S1 and D2/S2 serve as low-side switches with shared gate drive timing. Use Value: LFPAK56D's 4.68 K/W thermal resistance allows direct copper-pad mounting on aluminum-backed PCBs, eliminating discrete heatsinks while maintaining <120 °C Tj. |
Use Scenario: Centralized control of multiple 12 V incandescent and LED lamps (headlights, interior, trunk) in modern BCMs with diagnostic feedback. IC Role / Device Role / Timing Role: Independent low-side switch for two lamp groups - FET1 drives front lighting, FET2 manages rear/interior loads with separate current sensing paths. Use Value: Dual integration reduces component count by 50% vs. two SO8 MOSFETs; VGS(th) > 1 V at 175 °C ensures fail-safe open-circuit behavior during overtemperature events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual N-channel automotive MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STL220N4F7AG | 40 V, 220 A single-chip dual N-channel in PowerFLAT 5x6; RDS(on) = 1.9 mΩ @ 10 V but requires gate driver due to 2.5 V VGS(th) min. | Higher current capacity but lacks AEC-Q101 qualification; suited for non-safety-critical industrial motor drives, not automotive. | Select when >100 A peak current needed and gate driver IC is already present; avoid for AEC-compliant designs. |
| ON Semiconductor NTMFS4C09NT1G | 40 V, 100 A single N-channel in PowerTrench® 5x6; RDS(on) = 2.1 mΩ @ 10 V; no dual-channel integration; AEC-Q101 qualified. | Requires two devices to match BUK7K25-40E's dual functionality; larger total footprint and higher assembly cost. | Choose only if system architecture mandates discrete channel isolation with separate thermal zones or fault domains. |
Compared with STL220N4F7AG and NTMFS4C09NT1G, the BUK7K25-40E uniquely combines AEC-Q101 compliance, true standard-level gate drive, integrated dual topology, and optimized LFPAK56D thermal performance - making it the only solution that satisfies start-stop, transmission, and EPS requirements without added gate drivers, layout complexity, or qualification gaps.
Availability
BUK7K25-40E is available at Aetrix Electronics and suitable for automotive body control modules, start-stop micro-hybrid systems, and electric power steering applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing for Tier-1 OEM programs.
Supply support for BUK7K25-40E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on essential semiconductors - delivering high-performance, reliable components for automotive, industrial, and consumer markets with emphasis on efficiency, miniaturization, and quality.
The BUK7K25-40E belongs to Nexperia's TrenchMOS automotive power portfolio, designed specifically for rugged, high-temperature 12 V load switching where AEC-Q101 reliability, thermal resilience, and dual-channel integration are mandatory.
FAQ
Is BUK7K25-40E pin-compatible with other LFPAK56D dual MOSFETs?
No - BUK7K25-40E uses a unique 8-pin LFPAK56D pinout with dual drain pins (5&6 for D2, 7&8 for D1) and separate source/gate terminals. Competing dual LFPAK56D parts like BUK7K12-40E have different internal connectivity and pin assignments; PCB layout must be verified against SOT1205 mechanical drawing and electrical schematic.
What is the maximum continuous drain current at 100 °C mounting base temperature?
Per Figure 1 in the datasheet, the continuous drain current drops to 19 A at Tmb = 100 °C with VGS = 10 V. This derating reflects thermal limits of the LFPAK56D package and must be applied in thermal simulations using Rth(j-mb) = 4.68 K/W and actual copper pad temperature measurements.
Does BUK7K25-40E support paralleling of its two FETs for higher current?
No - the two N-channel MOSFETs are electrically isolated; their sources, gates, and drains are separate. Paralleling would require external gate/source/drain interconnection and matching, which voids AEC-Q101 qualification and risks thermal imbalance. Use as independent switches only.
Can BUK7K25-40E replace a single SO8 MOSFET in existing designs?
Only if the design requires dual switching and can accommodate the LFPAK56D footprint (4.7 × 3.5 mm). Its dual-channel function cannot be substituted by a single SO8 device without redesigning control logic, PCB layout, and thermal management - it replaces two SO8 MOSFETs, not one.
BUK7K25-40E,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- TrenchMOS™
- Package/Case:
- SOT-1205, 8-LFPAK56
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- MOSFET (Metal Oxide)
- Configuration:
- 2 N-Channel (Dual)
- FET Feature:
- -
- Drain to Source Voltage (Vdss):
- 40V
- Current - Continuous Drain (Id) @ 25°C:
- 27A
- Rds On (Max) @ Id, Vgs:
- 25mOhm @ 5A, 10V
- Vgs(th) (Max) @ Id:
- 4V @ 1mA
- Gate Charge (Qg) (Max) @ Vgs:
- 7.9nC @ 10V
- Input Capacitance (Ciss) (Max) @ Vds:
- 525pF @ 25V
- Power - Max:
- 32W
- Operating Temperature:
- -55°C ~ 175°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- LFPAK56D
BUK7K25-40E,115 FAQ
1.How can I place an order for BUK7K25-40E,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for BUK7K25-40E,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for BUK7K25-40E,115 reliable?
The price and inventory of BUK7K25-40E,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for BUK7K25-40E,115 is usually 5 days.
3.What payment methods are accepted for BUK7K25-40E,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for BUK7K25-40E,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for BUK7K25-40E,115?
BUK7K25-40E,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your BUK7K25-40E,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for BUK7K25-40E,115?
For technical support, including BUK7K25-40E,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your BUK7K25-40E,115 requirements.
6.How does Aetrix verify that BUK7K25-40E,115 is sourced from the original manufacturer or authorized distributors?
All BUK7K25-40E,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that BUK7K25-40E,115 meets industry standards.
7.What is the process for return or replacement of BUK7K25-40E,115?
All BUK7K25-40E,115 units undergo pre-shipment inspection (PSI). If there is an issue with BUK7K25-40E,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The BUK7K25-40E,115 part is unused and in its original packaging.
Return procedure for BUK7K25-40E,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
BUK7K25-40E,115 Tags

-
SSM6N7002KFU,LF
Toshiba Semiconductor and Storage

-
2N7002DW-7-F
Diodes Incorporated

-
SSM6L56FE,LM
Toshiba Semiconductor and Storage

-
SSM6N37FU,LF
Toshiba Semiconductor and Storage

-
2N7002DWH6327XTSA1
Infineon Technologies

-
2N7002BKS,115
Nexperia USA Inc.

-
DMG1016UDW-7
Diodes Incorporated

-
UM6K33NTN
Rohm Semiconductor

-
DMG6602SVT-7
Diodes Incorporated

-
EM6K34T2CR
Rohm Semiconductor

-
UM6K34NTCN
Rohm Semiconductor

-
DMG6601LVT-7
Diodes Incorporated
Tech Hub
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…

