Nexperia USA Inc. PMCM4401UPEZ
- Part No.:
- PMCM4401UPEZ
- Manufacturer:
- Nexperia USA Inc.
- Category:
- FETs, MOSFETs
- Package:
- 4-XFBGA, WLCSP
- Datasheet:
-
PMCM4401UPEZ.pdf
- Description:
- MOSFET P-CH 20V 4A 4WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:7,875
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PMCM4401UPEZ from Nexperia is a P-channel enhancement-mode Trench MOSFET in a 4-bump Wafer Level Chip-Scale Package (WLCSP), rated for −20 V drain-source voltage, 75 mΩ typical RDS(on) at VGS = −4.5 V and ID = −3 A, with ESD protection >2 kV HBM. It serves as a compact, low-threshold battery switch or low-side loadswitch in space-constrained portable electronics.
For engineers reviewing the PMCM4401UPEZ datasheet, PMCM4401UPEZ pinout, PMCM4401UPEZ application, or PMCM4401UPEZ equivalent, key selection criteria include its ultra-small 0.78 × 0.78 mm WLCSP4 footprint, −0.6 V typical gate threshold, thermal resistance of 50–60 K/W (junction-to-solder point), and suitability for high-speed switching in battery-powered systems.
Technical Context
This device uses Trench MOSFET technology to achieve low on-resistance and fast switching in a P-channel configuration. Its gate-source threshold voltage (−0.6 V typ) enables direct logic-level drive from 1.8 V or 2.5 V controllers without level shifting.
The WLCSP4 package features metal-coated device back tied to drain potential, enabling efficient thermal conduction through the PCB mounting pad. The dual-source configuration (A2 and B2 pins) reduces source inductance and improves current sharing in high-frequency switching.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | −20 V maximum - supports battery input up to 2-cell Li-ion (8.4 V) with robust margin against transients |
| RDS(on) | 75 mΩ typ at VGS = −4.5 V, ID = −3 A - limits conduction loss to ≤0.675 W at 3 A, critical for thermal management in sealed devices |
| VGS(th) | −0.6 V typ - ensures reliable turn-on with 1.8 V GPIOs, eliminating need for external gate drivers in low-voltage systems |
| QG(tot) | 5.9 nC typ - enables <10 ns turn-on delay and <20 ns rise time, supporting >10 MHz switching in loadswitch applications |
| ESD Rating | >2 kV HBM - provides built-in protection against handling discharge without requiring external TVS diodes |
| Tj(max) | 150 °C - allows operation in thermally dense layouts when mounted on 6 cm² drain pad per datasheet condition |
Pinout & Package
Package: WLCSP4 (Wafer Level Chip-Scale Package), 0.78 × 0.78 × 0.35 mm, 4 bumps in 2×2 array, metal-coated backside connected to drain.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1 | G (Gate) | Control terminal; accepts logic-level gate drive; low Ciss (420 pF) minimizes driver loading |
| A2 | S (Source) | Power return path; dual-source layout (A2 + B2) lowers effective source inductance for cleaner switching waveforms |
| B1 | D (Drain) | Main power path output; backside metal layer electrically connected to this terminal for enhanced thermal transfer to PCB |
| B2 | S (Source) | Second source connection; paralleled with A2 to reduce IR drop and improve current distribution under pulsed loads |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-compact WLCSP4 footprint | 0.78 × 0.78 mm - enables placement in <1 mm² board area, ideal for wearables and hearing aids |
| Low VGS(th) | −0.6 V typ - guarantees full enhancement with 1.8 V microcontroller outputs, removing level-shifter overhead |
| Optimized for low-side switching | Source terminals referenced to system ground - simplifies PCB routing and eliminates floating gate-drive complexity |
| Thermally enhanced drain-back design | Backside metal tied to drain - delivers Rth(j-sp) = 5–10 K/W, enabling >1.2 A continuous current on standard FR4 |
Applications
| Battery Protection Switch | USB-C Port Power Switch |
|---|---|
|
Use Scenario: Isolating main Li-ion battery during deep sleep or fault conditions in Bluetooth earbuds. IC Role / Device Role / Timing Role: Low-side loadswitch controlling battery discharge path; activated/deactivated by baseband SoC GPIO. Use Value: 75 mΩ RDS(on) limits standby leakage to <1 µA and dropout to <230 mV at 3 A, preserving battery runtime. |
Use Scenario: Enabling/disabling VBUS power delivery in compact USB-C accessories with strict size constraints. IC Role / Device Role / Timing Role: P-channel high-side switch (source tied to VBUS, drain to load) controlled by USB PD controller. Use Value: −20 V rating accommodates 20 V PD3.0 inputs; 13 A peak current rating handles inrush during hot-plug events. |
| Smartwatch Display Backlight Driver | Wireless Charging Receiver Load Control |
|
Use Scenario: PWM dimming control of white LED strings in always-on display mode of fitness trackers. IC Role / Device Role / Timing Role: Low-side PWM switch synchronizing with LED driver IC; operates at 1–5 kHz. Use Value: 18 ns rise time and 13 ns fall time ensure clean PWM edges, minimizing LED current ripple and audible noise. |
Use Scenario: Disconnecting receiver coil circuitry during idle periods to reduce quiescent power in Qi-compliant earbud cases. IC Role / Device Role / Timing Role: Battery-isolation switch placed between charging IC output and battery input. Use Value: >2 kV HBM ESD rating withstands repeated handling in manufacturing; 0.35 mm profile avoids interference with coil winding height. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar P-channel loadswitch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DMN2012LFG-7 | RDS(on) = 105 mΩ @ −4.5 V; larger 1.0 × 1.0 mm X1-WLBGA package; no backside drain metal | Higher conduction loss (1.05×) and 2.5× larger footprint; requires larger thermal pad for same current handling | Choose if existing layout accommodates larger package and lower cost is prioritized over size/thermal performance |
| SI2301DDS-T1-BE3 | RDS(on) = 90 mΩ @ −4.5 V; SOT-23 package (2.9 × 1.3 mm); higher Rth(j-a) = 250 K/W | 3.7× larger board area; slower switching (QG = 8.5 nC); unsuitable for <1 mm² designs | Choose only when legacy SOT-23 reflow infrastructure exists and WLCSP assembly capability is unavailable |
Compared with DMN2012LFG-7 and SI2301DDS-T1-BE3, PMCM4401UPEZ delivers superior size efficiency (0.6 mm² vs ≥2.9 mm²), lowest thermal resistance to solder point (5–10 K/W), and fastest switching-making it the sole option meeting sub-1 mm², <10 ns turn-on, and 1.2 A continuous current requirements simultaneously.
Availability
PMCM4401UPEZ is available at Aetrix Electronics and suitable for battery protection switches, USB-C port power management, smartwatch backlight control, and wireless charging receiver load control requiring stable component supply across high-mix, low-volume production runs.
Supply support for PMCM4401UPEZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance, reliable discrete, logic, and MOSFET solutions optimized for efficiency, miniaturization, and robustness in consumer, computing, and communications markets.
PMCM4401UPEZ belongs to Nexperia's WLCSP Trench MOSFET product line, engineered specifically for ultra-compact, thermally demanding loadswitch and battery isolation roles in next-generation portable electronics.
FAQ
What is the maximum continuous drain current for PMCM4401UPEZ at 100 °C ambient?
The datasheet specifies −2 A continuous drain current at Tamb = 100 °C with standard FR4 mounting (6 cm² drain pad). This derating reflects thermal limits-not electrical failure-and assumes proper PCB copper area and airflow. At 25 °C ambient, the limit rises to −3.2 A under identical conditions.
Can PMCM4401UPEZ be used in high-side switch configurations?
No-it is optimized for low-side switching with source terminals referenced to ground. Using it as a high-side switch would require gate drive above system voltage (e.g., >20 V for full enhancement), which contradicts its −8 V maximum VGS rating and negates its low-threshold advantage. High-side use risks permanent gate oxide damage.
Does the WLCSP4 package require special PCB layout considerations?
Yes. The metal-coated backside must contact a dedicated, unmasked copper drain pad (minimum 6 cm² per datasheet) for thermal performance. Solder mask should fully expose the pad; stencil aperture must match the 0.4 × 0.4 mm ball pitch. Avoid via-in-pad unless filled and capped to prevent solder voiding.
How does ESD protection >2 kV HBM impact system-level design?
This rating eliminates the need for external HBM-class TVS diodes on gate or drain lines in handheld assembly environments. However, it does not cover system-level ESD (IEC 61000-4-2); external protection remains mandatory for ports exposed to user contact or cable interfaces.
PMCM4401UPEZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- -
- Package/Case:
- 4-XFBGA, WLCSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- FET Type:
- P-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 20 V
- Current - Continuous Drain (Id) @ 25°C:
- 4A (Ta)
- Drive Voltage (Max Rds On, Min Rds On):
- 1.8V, 4.5V
- Rds On (Max) @ Id, Vgs:
- 95mOhm @ 3A, 4.5V
- Vgs(th) (Max) @ Id:
- 900mV @ 250µA
- Gate Charge (Qg) (Max) @ Vgs:
- 10 nC @ 4.5 V
- Vgs (Max):
- ±8V
- Input Capacitance (Ciss) (Max) @ Vds:
- 420 pF @ 10 V
- FET Feature:
- -
- Power Dissipation (Max):
- 400mW (Ta), 12.5W (Tc)
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 4-WLCSP (0.78x0.78)
PMCM4401UPEZ FAQ
1.How can I place an order for PMCM4401UPEZ through Aetrix?
Please submit a Request for Quotation (RFQ) for PMCM4401UPEZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PMCM4401UPEZ reliable?
The price and inventory of PMCM4401UPEZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PMCM4401UPEZ is usually 5 days.
3.What payment methods are accepted for PMCM4401UPEZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PMCM4401UPEZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PMCM4401UPEZ?
PMCM4401UPEZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PMCM4401UPEZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PMCM4401UPEZ?
For technical support, including PMCM4401UPEZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PMCM4401UPEZ requirements.
6.How does Aetrix verify that PMCM4401UPEZ is sourced from the original manufacturer or authorized distributors?
All PMCM4401UPEZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PMCM4401UPEZ meets industry standards.
7.What is the process for return or replacement of PMCM4401UPEZ?
All PMCM4401UPEZ units undergo pre-shipment inspection (PSI). If there is an issue with PMCM4401UPEZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PMCM4401UPEZ part is unused and in its original packaging.
Return procedure for PMCM4401UPEZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PMCM4401UPEZ Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

