Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Discrete Semiconductor Products > Transistors > FETs, MOSFETs > FETs, MOSFETs

Nexperia USA Inc. PMPB85ENEA/FX

Name: PMPB85ENEA/FX
Brand: Nexperia USA Inc.
SKU: PMPB85ENEA/FX
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: PMPB85ENEA/FX

Manufacturer:: Nexperia USA Inc.

Category:: FETs, MOSFETs

Package:: 6-UDFN Exposed Pad

Datasheet:: PMPB85ENEA/FX.pdf

Description:: MOSFET N-CH 60V 4.4A 6DFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:7,727

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

PMPB85ENEA from Nexperia is a 60 V, single N-channel Trench MOSFET in a DFN2020MD-6 (SOT1220) leadless SMD package, designed for low-side load switching and high-speed line driving. It delivers R_DS(on) = 72 mΩ (typ) at V_GS = 10 V and I_D = 3 A, supports 4.4 A continuous drain current at 25 °C, and is AEC-Q101 qualified for automotive-grade reliability.

For engineers reviewing the PMPB85ENEA datasheet, PMPB85ENEA pinout, PMPB85ENEA application, or PMPB85ENEA equivalent, this device is selected for compact, thermally efficient low-voltage switching where side-wettable flanks enable automated optical solder inspection and thermal performance exceeds standard DFN2020 packages.

Technical Context

This N-channel enhancement-mode MOSFET uses Trench technology to achieve low on-resistance and fast switching with t_d(on) = 4 ns and t_f = 4.5 ns under defined test conditions. Its gate threshold voltage (V_GS(th)) ranges from 1.3 V to 2.3 V at 25 °C, enabling robust turn-on control with 4.5 V logic-level drive.

The device features an exposed drain pad for enhanced thermal conduction (R_th(j-sp) = 4–8 K/W), operates across –55 °C to 150 °C junction temperature, and exhibits 12.6 mJ unclamped avalanche energy-supporting transient robustness in inductive load switching.

Key Specifications

Parameter	Value and Actual Design Meaning
V_DS	60 V - Maximum blocking voltage for 24 V/48 V automotive and industrial bus applications
R_DS(on)	72 mΩ (typ) at V_GS = 10 V, I_D = 3 A - Enables <150 mW conduction loss at 3 A, reducing thermal footprint
I_D (cont)	4.4 A at T_amb = 25 °C, t ≤ 5 s - Supports pulsed loads such as solenoid drivers and LED strobes
Q_G(tot)	6.2–9.2 nC - Low gate charge enables efficient drive from microcontroller GPIOs without external buffers
V_GS(th)	1.3–2.3 V at 25 °C - Ensures reliable turn-on with 3.3 V and 5 V logic systems
T_j max	150 °C - Rated for under-hood automotive environments and sealed industrial enclosures
AEC-Q101	Qualified - Validated for automotive powertrain, body electronics, and ADAS subsystems per stress test requirements

Pinout & Package

Package: DFN2020MD-6 (SOT1220), 2.0 × 2.0 × 0.65 mm, leadless, thermal-enhanced ultra-thin SMD with side-wettable flanks and exposed drain pad.

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 5, 6, 7	Drain (D)	Five parallel drain terminals connected to internal die drain metallization and exposed copper pad - primary heat path and high-current output node
3	Gate (G)	Single gate input terminal - requires <9.2 nC charge for full enhancement; sensitive to ESD (HBM 2 kV)
4, 8	Source (S)	Two source terminals tied to internal source bond wires - forms return path for load current and reference for gate drive

Key Features

Feature	Design Value
Exposed drain pad	Reduces R_th(j-sp) to 4–8 K/W - enables >15 W power dissipation on minimal PCB copper area
Side-wettable flanks	Enables automated optical inspection (AOI) of solder joints without X-ray - critical for automotive production traceability
Trench MOSFET architecture	Delivers 72 mΩ R_DS(on) in 2 mm² footprint - achieves 3× lower on-resistance density than planar equivalents
AEC-Q101 qualification	Validated for temperature cycling, HTRB, and UIS stress - eliminates requalification effort for automotive Tier-1 designs
Low Q_GD/Q_G ratio	1.2 nC / 6.2 nC ≈ 0.19 - improves switching efficiency and reduces Miller-induced shoot-through risk in half-bridge layouts

Applications

Automotive Body Control Module (BCM)

Industrial PLC Output Stage

Use Scenario: Driving 12 V incandescent lamps, door locks, and HVAC actuators in vehicle body electronics.

IC Role / Device Role / Timing Role: Low-side switch controlling ground return path; handles repetitive 4 A inrush currents during lamp cold-start.

Use Value: AEC-Q101 rating ensures compliance with ISO 16750-2; 72 mΩ R_DS(on) limits self-heating to <1.3 W at 3 A, avoiding derating in confined BCM housings.

Use Scenario: Solid-state replacement for electromechanical relays in programmable logic controller digital outputs.

IC Role / Device Role / Timing Role: Fast-turning low-side switch interfacing with 24 V DC field loads (solenoids, indicators, small motors).

Use Value: 4 ns turn-on delay and 4.5 ns fall time support >100 kHz PWM control; side-wettable flanks ensure AOI pass rate >99.9% in high-volume SMT lines.

USB-C Power Delivery Load Switch

Smart Lighting Driver

Use Scenario: In-line overcurrent protection and hot-swap control for 20 V USB-PD sink paths.

IC Role / Device Role / Timing Role: Low-R_DS(on) series switch placed between input and PD controller; activated only during valid VBUS presence.

Use Value: 1.3–2.3 V V_GS(th) allows direct control from PD controller's enable pin; 12.6 mJ avalanche capability absorbs inductive kickback from cable capacitance discharge.

Use Scenario: Dimmable LED string switching in architectural and street lighting fixtures operating at ambient up to 85 °C.

IC Role / Device Role / Timing Role: High-efficiency low-side PWM switch synchronizing with constant-current LED driver ICs.

Use Value: R_DS(on) drift <1.6× from 25 °C to 150 °C (Fig. 11) ensures stable dimming linearity; 150 °C T_j max supports sealed outdoor fixture operation.

Equivalent & Alternatives

The following parts are listed as comparable options for similar low-side N-channel switching applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
DMN3025LFG-7	R_DS(on) = 25 mΩ @ 10 V but rated only to 30 V; larger DFN2020-6 package (no side-wettable flanks)	Not AEC-Q101 qualified; unsuitable for automotive; better for cost-sensitive 24 V industrial use	Select when higher voltage margin is unnecessary and AOI is not required
PSMN1R0-30YL	30 V rating, 1.0 mΩ R_DS(on), TO-220FP package - 10× larger footprint and no SMT compatibility	Designed for high-power linear regulation, not compact SMT switching	Choose only if thermal mass and heatsink mounting outweigh PCB space constraints

Compared with DMN3025LFG-7 and PSMN1R0-30YL, PMPB85ENEA uniquely balances 60 V rating, AEC-Q101 compliance, side-wettable flanks, and sub-100 mΩ R_DS(on) in a 2 mm² footprint-making it the only option qualified for automotive SMT load switching where board area and process traceability are constrained.

Availability

PMPB85ENEA is available at Aetrix Electronics and suitable for automotive body control modules, industrial PLC outputs, USB-C power delivery protection circuits, and smart LED lighting drivers requiring stable component supply across multi-year production cycles.

Supply support for PMPB85ENEA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on high-volume, high-reliability discrete and logic devices, with core expertise in MOSFETs, diodes, and ESD protection.

The PMPB85ENEA belongs to Nexperia's Automotive Qualified TrenchMOS portfolio, engineered specifically for space-constrained, thermally demanding automotive and industrial switching applications where AEC-Q101 compliance and manufacturability are mandatory.

FAQ

What is the maximum continuous drain current for PMPB85ENEA at 100 °C ambient?

At T_amb = 100 °C, the maximum continuous drain current is 1.9 A (per Table 5, Limiting Values). This reflects thermal derating due to reduced heat dissipation capacity; design must ensure junction temperature remains ≤150 °C using appropriate PCB copper area and airflow.

Does PMPB85ENEA support 3.3 V logic-level gate drive?

Yes - with V_GS(th) as low as 1.3 V and R_DS(on) = 85–120 mΩ at V_GS = 4.5 V (Table 7), the device fully enhances using 3.3 V microcontroller outputs. However, conduction loss increases ~17% versus 10 V drive, so thermal design must account for higher R_DS(on).

How does the DFN2020MD-6 package differ from standard DFN2020-6?

DFN2020MD-6 adds side-wettable flanks (SWF) to the standard DFN2020-6 outline, enabling optical solder joint inspection without X-ray. It also features an enlarged exposed drain pad and optimized thermal vias layout - yielding R_th(j-sp) as low as 4 K/W versus ~10 K/W for non-MD variants.

Is avalanche energy rating specified for PMPB85ENEA?

Yes - the non-repetitive drain-source avalanche energy (E_DS(AL)S) is 12.6 mJ at T_j(init) = 25 °C, I_D = 0.4 A (Table 5). This rating applies to single-pulse unclamped inductive switching events, supporting robustness in relay and solenoid drive applications.

PMPB85ENEA/FX Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: -

Package/Case:: 6-UDFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

FET Type:: N-Channel

Technology:: MOSFET (Metal Oxide)

Drain to Source Voltage (Vdss):: 60 V

Current - Continuous Drain (Id) @ 25°C:: 4.4A (Ta)

Drive Voltage (Max Rds On, Min Rds On):: 4.5V, 10V

Rds On (Max) @ Id, Vgs:: 95mOhm @ 3A, 10V

Vgs(th) (Max) @ Id:: 2.7V @ 250µA

Gate Charge (Qg) (Max) @ Vgs:: 9.2 nC @ 10 V

Vgs (Max):: ±20V

Input Capacitance (Ciss) (Max) @ Vds:: 305 pF @ 30 V

FET Feature:: -

Power Dissipation (Max):: 1.6W (Ta)

Operating Temperature:: -55°C ~ 150°C (TJ)

Grade:: Automotive

Qualification:: AEC-Q101

Mounting Type:: Surface Mount

Supplier Device Package:: DFN2020MD-6

PMPB85ENEA/FX FAQ

1.How can I place an order for PMPB85ENEA/FX through Aetrix?

Please submit a Request for Quotation (RFQ) for PMPB85ENEA/FX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for PMPB85ENEA/FX reliable?

The price and inventory of PMPB85ENEA/FX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PMPB85ENEA/FX is usually 5 days.

3.What payment methods are accepted for PMPB85ENEA/FX?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PMPB85ENEA/FX transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for PMPB85ENEA/FX?

PMPB85ENEA/FX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your PMPB85ENEA/FX order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for PMPB85ENEA/FX?

For technical support, including PMPB85ENEA/FX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PMPB85ENEA/FX requirements.

6.How does Aetrix verify that PMPB85ENEA/FX is sourced from the original manufacturer or authorized distributors?

All PMPB85ENEA/FX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PMPB85ENEA/FX meets industry standards.

7.What is the process for return or replacement of PMPB85ENEA/FX?

All PMPB85ENEA/FX units undergo pre-shipment inspection (PSI). If there is an issue with PMPB85ENEA/FX, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The PMPB85ENEA/FX part is unused and in its original packaging.

Return procedure for PMPB85ENEA/FX:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…