NXP Semiconductors PMZB950UPEL315
- Part No.:
- PMZB950UPEL315
- Manufacturer:
- NXP Semiconductors
- Category:
- FETs, MOSFETs
- Package:
- -
- Datasheet:
-
PMZB950UPEL315.pdf
- Description:
- NEXPERIA PMZB950UPEL - 20 V, P-C
- Quantity:
- Payment:

- Shipping:

Inventory:54,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PMZB950UPEL from Nexperia is a P-channel enhancement-mode Trench MOSFET in a leadless DFN1006B-3 (SOT883B) package, rated for -20 V drain-source voltage, 1.02 Ω RDS(on) at VGS = -4.5 V and ID = -500 mA, and optimized for high-side load switching in space-constrained portable electronics.
For engineers reviewing the PMZB950UPEL datasheet, PMZB950UPEL pinout, PMZB950UPEL application, or PMZB950UPEL equivalent, this page delivers verified electrical parameters, thermal behavior under FR4 PCB mounting, ESD robustness (>1 kV HBM), and precise pin mapping for layout validation and reliability assessment.
Technical Context
This device operates as a normally-off P-channel switch requiring negative gate drive relative to source. Its trench MOSFET architecture enables low on-resistance in an ultra-small 1.0 × 0.6 × 0.37 mm footprint, with gate threshold voltage (VGS(th)) ranging from -0.45 V to -0.95 V at 25 °C.
Thermal performance is defined by junction-to-ambient resistance of 305–360 K/W on standard FR4 and 150–175 K/W with a 1 cm² drain pad - critical for continuous current derating above 25 °C ambient per Fig. 2 and Fig. 3.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | -20 V maximum drain-source voltage - defines absolute blocking capability in high-side configurations. |
| RDS(on) | 1.02 Ω typical at VGS = -4.5 V, ID = -500 mA - determines conduction loss and thermal rise in load-switch applications. |
| VGS(th) | -0.7 V typical gate-source threshold voltage - sets minimum gate drive level needed to initiate channel conduction. |
| ID | -500 mA continuous drain current at Tamb = 25 °C - usable current limit before thermal derating applies. |
| QG(tot) | 1.19–2.1 nC total gate charge - directly impacts switching speed and driver power requirements in high-frequency operation. |
| Ciss | 43 pF input capacitance - influences gate drive loop stability and AC response in line-driver circuits. |
| Tj max | 150 °C maximum junction temperature - constrains safe operating area when combined with RDS(on) and thermal resistance. |
Pinout & Package
PMZB950UPEL uses the DFN1006B-3 (SOT883B) leadless ultra-small plastic package: 1.0 × 0.6 × 0.37 mm body with three solder lands, top-side marking "0101 1111", and exposed drain terminal for thermal conduction.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | G (Gate) | Control terminal; requires negative voltage relative to source to turn on; low gate charge enables fast switching with minimal driver overhead. |
| 2 | S (Source) | Reference node for gate drive and current return path; tied to system rail in high-side switch configuration. |
| 3 | D (Drain) | Power output terminal; electrically and thermally connected to large copper pad on PCB to dissipate up to 715 mW at 25 °C ambient. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-small DFN1006B-3 package | 1.0 × 0.6 × 0.37 mm footprint - enables placement in wearables, hearing aids, and other sub-3 mm board-height designs. |
| Trench MOSFET technology | 1.02 Ω RDS(on) at -4.5 V drive - reduces conduction loss and self-heating compared to planar P-channel alternatives at same size. |
| ESD protection >1 kV HBM | Robust handling during assembly without additional protection circuitry - lowers BOM count in consumer-grade production lines. |
| Low leakage current | <1 µA IDSS at -20 V, 25 °C - preserves battery life in always-on standby circuits such as sensor wake-up paths. |
Applications
| Relay Driver | High-Speed Line Driver |
|---|---|
Use Scenario: Replacing electromechanical relays in compact IoT node control modules where space and coil drive complexity must be eliminated. IC Role / Device Role / Timing Role: P-channel high-side switch controlling 5–12 V DC loads with logic-level gate drive compatibility. Use Value: Eliminates relay bounce, coil power consumption, and mechanical wear while maintaining <1 ms switching response via 2.3 ns turn-on delay. |
Use Scenario: Driving short-haul differential or single-ended signal lines in USB-C accessories or audio codec interfaces. IC Role / Device Role / Timing Role: Fast-switching load switch enabling/disabling signal path to reduce crosstalk and ground bounce during idle periods. Use Value: 5 ns rise time and 6 ns fall time support >100 MHz digital signaling integrity without added termination or buffering. |
| High-Side Load Switch | Switching Circuits |
Use Scenario: Power gating individual subsystems (e.g., display backlight, BLE radio) in battery-powered medical patches. IC Role / Device Role / Timing Role: Controlled power path between battery and load, with gate driven by microcontroller GPIO. Use Value: 1.02 Ω RDS(on) limits voltage drop to <0.5 V at 500 mA, preserving runtime and enabling accurate current sensing via sense resistor. |
Use Scenario: Implementing synchronous rectification or polarity-reversal logic in miniature DC-DC converter auxiliary stages. IC Role / Device Role / Timing Role: Low-loss switching element in discrete buck/boost topologies where integrated FETs lack required voltage rating or thermal margin. Use Value: 150 °C Tj max and 360 K/W Rth(j-a) allow stable operation at 300 mA continuous current on standard FR4 without heatsinking. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar P-channel MOSFET switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DMN2011LKQ-7 | Lower RDS(on) (0.75 Ω @ -4.5 V), larger 1.6 × 1.6 mm DFN package, higher QG (3.2 nC) | Better conduction efficiency but requires more PCB area and stronger gate drive | Select when lower on-state loss outweighs size constraints and driver capability permits higher gate charge. |
| AO3401 | Same SOT-23 package, higher RDS(on) (0.085 Ω @ -4.5 V), but 3× larger footprint and 2× higher thermal resistance | Compatible with legacy SOT-23 layouts but unsuitable for ultra-dense designs | Choose only if board redesign for DFN1006B-3 is not feasible and thermal budget allows higher RDS(on). |
Compared with DMN2011LKQ-7 and AO3401, PMZB950UPEL uniquely balances ultra-miniaturization (1.0 × 0.6 mm), sub-1.1 Ω on-resistance, and low gate charge - making it optimal for next-generation wearables and implantable devices where volume and thermal density are primary constraints.
Availability
PMZB950UPEL is available at Aetrix Electronics and suitable for high-side load switching, relay replacement, and high-speed line driving applications requiring stable component supply, consistent parametric performance across production lots, and long-term lifecycle support.
Supply support for PMZB950UPEL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability discrete and logic devices, with leadership in automotive-qualified and industrial-grade components.
PMZB950UPEL belongs to Nexperia's TrenchMOS family designed specifically for space- and power-constrained portable electronics, emphasizing miniaturization, low RDS(on), and robust manufacturability in ultra-small packages.
FAQ
What is the maximum continuous drain current for PMZB950UPEL at 100 °C ambient temperature?
The PMZB950UPEL supports -300 mA continuous drain current at Tamb = 100 °C, as specified in Table 5 (Limiting values). This derating reflects thermal limitations of the DFN1006B-3 package on standard FR4 PCBs and must be applied alongside junction temperature monitoring in thermally isolated enclosures.
Does PMZB950UPEL have built-in ESD protection, and what level is certified?
Yes, PMZB950UPEL features integrated ElectroStatic Discharge (ESD) protection rated >1 kV Human Body Model (HBM), per Section 2 of the datasheet. This eliminates need for external TVS diodes in most handheld and wearable assembly environments, provided handling follows standard ESD protocols.
Can PMZB950UPEL be used as a direct replacement for SOT-23 P-channel MOSFETs like AO3401?
No - PMZB950UPEL uses the DFN1006B-3 (SOT883B) package with 1.0 × 0.6 mm dimensions and bottom-side thermal pad, whereas AO3401 uses SOT-23 (3.0 × 1.4 mm). Pinout differs (G-S-D vs G-S-D orientation), and land pattern is incompatible; redesign of footprint and stencil is required.
What is the gate-source threshold voltage range for PMZB950UPEL, and how does it vary with temperature?
The PMZB950UPEL has a VGS(th) range of -0.45 V to -0.95 V at 25 °C (Table 7), with typical value -0.7 V. As shown in Fig. 13, threshold voltage decreases (becomes less negative) with rising junction temperature - reaching approximately -0.5 V at 150 °C - affecting turn-on consistency in thermally dynamic systems.
How is thermal performance affected when PMZB950UPEL is mounted without an extended drain pad?
Without a 1 cm² drain pad, PMZB950UPEL's junction-to-ambient thermal resistance increases from 150–175 K/W to 305–360 K/W (Table 6). This reduces maximum allowable continuous power dissipation from 715 mW to 360 mW at 25 °C ambient - requiring strict current derating or active cooling in sustained-load scenarios.
PMZB950UPEL315 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- FET Type:
- -
- Technology:
- -
- Drain to Source Voltage (Vdss):
- -
- Current - Continuous Drain (Id) @ 25°C:
- -
- Drive Voltage (Max Rds On, Min Rds On):
- -
- Rds On (Max) @ Id, Vgs:
- -
- Vgs(th) (Max) @ Id:
- -
- Gate Charge (Qg) (Max) @ Vgs:
- -
- Vgs (Max):
- -
- Input Capacitance (Ciss) (Max) @ Vds:
- -
- FET Feature:
- -
- Power Dissipation (Max):
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
PMZB950UPEL315 FAQ
1.How can I place an order for PMZB950UPEL315 through Aetrix?
Please submit a Request for Quotation (RFQ) for PMZB950UPEL315 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PMZB950UPEL315 reliable?
The price and inventory of PMZB950UPEL315 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PMZB950UPEL315 is usually 5 days.
3.What payment methods are accepted for PMZB950UPEL315?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PMZB950UPEL315 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PMZB950UPEL315?
PMZB950UPEL315 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PMZB950UPEL315 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PMZB950UPEL315?
For technical support, including PMZB950UPEL315 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PMZB950UPEL315 requirements.
6.How does Aetrix verify that PMZB950UPEL315 is sourced from the original manufacturer or authorized distributors?
All PMZB950UPEL315 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PMZB950UPEL315 meets industry standards.
7.What is the process for return or replacement of PMZB950UPEL315?
All PMZB950UPEL315 units undergo pre-shipment inspection (PSI). If there is an issue with PMZB950UPEL315, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PMZB950UPEL315 part is unused and in its original packaging.
Return procedure for PMZB950UPEL315:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PMZB950UPEL315 Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

