Nexperia USA Inc. PSMN022-30BL,118
- Part No.:
- PSMN022-30BL,118
- Manufacturer:
- Nexperia USA Inc.
- Category:
- FETs, MOSFETs
- Package:
- TO-263-3, D2PAK (2 Leads + Tab), TO-263AB
- Datasheet:
-
PSMN022-30BL,118.pdf
- Description:
- MOSFET N-CH 30V 30A D2PAK
- Quantity:
- Payment:

- Shipping:

Inventory:3,370
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PSMN022-30BL from Nexperia is a logic-level N-channel MOSFET in D2PAK (SOT404) package, rated for 30 V VDS, 22.6 mΩ RDS(on) at VGS = 10 V and Tj = 25 °C, 30 A continuous drain current at Tmb = 25 °C, and qualified to 175 °C junction temperature. It serves as a high-efficiency power switch in DC-DC converters, server power supplies, and motor control circuits where low gate drive voltage compatibility and thermal robustness are critical.
For engineers reviewing the PSMN022-30BL datasheet, PSMN022-30BL pinout, PSMN022-30BL application, or PSMN022-30BL equivalent, key selection criteria include its 4.5 V logic-level gate threshold, 3.1 K/W junction-to-mounting-base thermal resistance, avalanche energy rating of 7 mJ, and D2PAK package's integrated mounting base tied to drain.
Technical Context
This MOSFET employs a planar trench-gate structure optimized for low RDS(on) and fast switching with minimal QGD (1.4 nC) and QG(tot) (4.4 nC at VGS = 4.5 V). Its gate-source threshold voltage ranges from 1.3 V to 2.15 V at 25 °C and drops to 0.5 V at 175 °C, enabling stable turn-on across industrial temperature extremes.
The device features an integrated source-drain diode with 0.7–1.2 V forward voltage at 5 A and 22 ns reverse recovery time, supporting synchronous rectification and freewheeling in hard-switched topologies. Its safe operating area supports 125 A pulsed drain current with 10 µs pulse width at 25 °C mounting base temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | 30 V - Maximum blocking voltage before breakdown; defines use in ≤30 V bus systems. |
| RDS(on) | 22.6 mΩ @ VGS = 10 V, Tj = 25 °C - Low conduction loss enables <1 W dissipation at 5 A, reducing heatsink requirements. |
| ID | 30 A @ Tmb = 25 °C - Continuous current capability under ideal board-mount cooling conditions. |
| QGD | 1.4 nC - Low gate-drain charge minimizes Miller-induced switching delay and improves EMI performance. |
| Tj max | 175 °C - Extended junction temperature rating supports operation in sealed enclosures or high-ambient environments. |
| Rth(j-mb) | 3.1 K/W - Thermal resistance from junction to mounting base enables direct heatsink attachment for high-power dissipation. |
| EAS | 7 mJ - Non-repetitive avalanche energy rating allows limited inductive load switching without external snubbers. |
Pinout & Package
PSMN022-30BL uses the D2PAK (SOT404) plastic surface-mount package with three leads and an exposed mounting base electrically connected to the drain terminal. The package measures 15.8 × 10.3 × 4.5 mm and is designed for high-power thermal transfer via soldered mounting base.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (G) | Gate | Control input requiring ≥4.5 V for full enhancement; threshold centered at 1.7 V typical. |
| 2 (D) | Drain | Main high-side power path; internally bonded to mounting base for thermal and electrical connection to heatsink. |
| 3 (S) | Source | Power return node and reference for gate drive; forms common node with driver ground in low-side configurations. |
| Mounting base (mb) | Drain (tie) | Exposed copper pad soldered to PCB thermal pad; must be routed to system ground or heatsink per layout guidelines. |
Key Features
| Feature | Design Value |
|---|---|
| Logic-level gate drive | Operates fully enhanced with 4.5 V gate voltage-compatible with 5 V and 3.3 V microcontrollers without level-shifting. |
| Low RDS(on) at high Tj | 50.99 mΩ @ Tj = 175 °C ensures predictable conduction loss in thermally constrained applications. |
| High avalanche ruggedness | 7 mJ unclamped inductive energy handling reduces need for external protection in relay/motor drive circuits. |
| Optimized dynamic characteristics | QG(tot) = 4.4 nC @ VGS = 4.5 V enables efficient 500 kHz switching in DC-DC converters with minimal gate drive loss. |
| Industrial temperature qualification | Rated from −55 °C to +175 °C junction temperature-validated for extended life in harsh industrial and telecom environments. |
Applications
| Server Power Supplies | DC-DC Converters |
|---|---|
Use Scenario: Primary-side synchronous rectification in 12 V input, 48 V output isolated DC-DC modules for AI accelerators. IC Role / Device Role / Timing Role: High-side N-channel switch in active clamp forward topology, driven by isolated gate driver. Use Value: 22.6 mΩ RDS(on) at 25 °C and 3.1 K/W thermal resistance enable >95% efficiency at 20 A load with minimal heatsinking. | Use Scenario: Buck converter stage stepping down 24 V industrial bus to 5 V for PLC I/O modules. IC Role / Device Role / Timing Role: Low-side power switch controlled directly by 3.3 V FPGA GPIO with no external level shifter. Use Value: 4.5 V logic-level threshold ensures reliable turn-on at 3.3 V ±5%, eliminating gate driver IC cost and footprint. |
| Motor Control | Load Switching |
Use Scenario: Half-bridge leg in 24 V brushed DC motor driver for HVAC actuators. IC Role / Device Role / Timing Role: High-current PWM switch with integrated body diode conducting freewheeling current during off-time. Use Value: 22 ns reverse recovery time and 0.7 V VSD minimize switching losses and voltage spikes during commutation. | Use Scenario: Hot-swap power distribution for redundant 48 V telecom line cards. IC Role / Device Role / Timing Role: Inrush-limited main power switch with gate resistor-controlled turn-on slew rate. Use Value: 125 A pulsed drain current rating and 7 mJ avalanche energy tolerate transient overloads during plug-in events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar N-channel logic-level MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IRF3708PBF | Higher RDS(on) (25 mΩ @ 10 V), lower ID (62 A), TO-220 package, no mounting base thermal path. | Requires mechanical heatsink mounting; less suitable for surface-mount high-density power stages. | Choose when through-hole assembly and legacy footprint compatibility are required over thermal performance. |
| STL220N3LLH6 | Lower RDS(on) (1.8 mΩ @ 10 V), 30 V rating, PowerFLAT 5x6 package, no exposed drain pad. | Limited to ≤10 A continuous due to higher Rth(j-a); unsuitable for >20 A conduction without forced air. | Prefer for ultra-low-loss, space-constrained low-current applications where D2PAK thermal mass is unnecessary. |
Compared with IRF3708PBF and STL220N3LLH6, PSMN022-30BL uniquely balances 22.6 mΩ on-resistance, D2PAK's low 3.1 K/W junction-to-mounting-base resistance, and 175 °C qualification-making it optimal for industrial-grade surface-mount power switches demanding reliability and thermal headroom.
Availability
PSMN022-30BL is available at Aetrix Electronics and suitable for server power supplies, DC-DC converters, and motor control systems requiring stable component supply, long-term industrial lifecycle support, and traceable sourcing.
Supply support for PSMN022-30BL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability discrete and logic devices, with leadership in automotive-qualified and industrial-grade MOSFETs, ESD protection, and logic families.
The PSMN series targets high-efficiency power switching in industrial, communications, and computing infrastructure-designed for low RDS(on), robust thermal performance, and logic-level gate compatibility without external drivers.
FAQ
What is the maximum gate-source voltage rating for PSMN022-30BL?
The absolute maximum VGS is ±20 V, with recommended operating range of −16 V to +16 V. Exceeding ±20 V risks permanent gate oxide damage. Gate drive circuits must include clamping (e.g., Zener diodes) if using bootstrap or high-side configurations with voltage overshoot risk.
Can PSMN022-30BL be used in a high-side switch configuration?
Yes, but requires a gate driver capable of providing VGS ≥ 4.5 V above the drain rail. Its D2PAK mounting base is electrically connected to drain, so PCB layout must isolate gate traces from the heatsink and ensure driver common-mode voltage tolerance matches the application's switching node swing.
How does RDS(on) change with temperature, and what is its value at 100 °C?
RDS(on) increases with junction temperature: it is 26.84 mΩ (typical) at Tj = 100 °C and VGS = 10 V. This 12% rise from 22.6 mΩ at 25 °C is inherent to silicon MOSFET physics and must be factored into worst-case conduction loss calculations.
Is PSMN022-30BL suitable for automotive applications?
No-this part is not AEC-Q101 qualified and lacks automotive-specific stress testing or failure reporting. Nexperia explicitly states non-automotive qualification in its legal disclaimers. For automotive use, select AEC-Q101-compliant alternatives such as PSMN2R0-30YLC or similar qualified variants.
PSMN022-30BL,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- -
- Package/Case:
- TO-263-3, D2PAK (2 Leads + Tab), TO-263AB
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 30 V
- Current - Continuous Drain (Id) @ 25°C:
- 30A (Tc)
- Drive Voltage (Max Rds On, Min Rds On):
- 4.5V, 10V
- Rds On (Max) @ Id, Vgs:
- 22.6mOhm @ 5A, 10V
- Vgs(th) (Max) @ Id:
- 2.15V @ 1mA
- Gate Charge (Qg) (Max) @ Vgs:
- 9 nC @ 10 V
- Vgs (Max):
- ±20V
- Input Capacitance (Ciss) (Max) @ Vds:
- 447 pF @ 15 V
- FET Feature:
- -
- Power Dissipation (Max):
- 41W (Tc)
- Operating Temperature:
- -55°C ~ 175°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- D2PAK
PSMN022-30BL,118 FAQ
1.How can I place an order for PSMN022-30BL,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for PSMN022-30BL,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PSMN022-30BL,118 reliable?
The price and inventory of PSMN022-30BL,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PSMN022-30BL,118 is usually 5 days.
3.What payment methods are accepted for PSMN022-30BL,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PSMN022-30BL,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PSMN022-30BL,118?
PSMN022-30BL,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PSMN022-30BL,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PSMN022-30BL,118?
For technical support, including PSMN022-30BL,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PSMN022-30BL,118 requirements.
6.How does Aetrix verify that PSMN022-30BL,118 is sourced from the original manufacturer or authorized distributors?
All PSMN022-30BL,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PSMN022-30BL,118 meets industry standards.
7.What is the process for return or replacement of PSMN022-30BL,118?
All PSMN022-30BL,118 units undergo pre-shipment inspection (PSI). If there is an issue with PSMN022-30BL,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PSMN022-30BL,118 part is unused and in its original packaging.
Return procedure for PSMN022-30BL,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PSMN022-30BL,118 Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

