Nexperia USA Inc. PSMN026-80YS,115
- Part No.:
- PSMN026-80YS,115
- Manufacturer:
- Nexperia USA Inc.
- Category:
- FETs, MOSFETs
- Package:
- SC-100, SOT-669
- Datasheet:
-
PSMN026-80YS,115.pdf
- Description:
- MOSFET N-CH 80V 34A LFPAK56
- Quantity:
- Payment:

- Shipping:

Inventory:3,690
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PSMN026-80YS from Nexperia is a standard-level N-channel MOSFET in LFPAK (SOT669) package, rated for 80 V VDS, 27.5 mΩ RDS(on) at VGS = 10 V and Tj = 25 °C, and qualified to 175 °C junction temperature. It delivers high efficiency in switching power converters and supports robust load switching in industrial and server power supplies.
For engineers reviewing the PSMN026-80YS datasheet, PSMN026-80YS pinout, PSMN026-80YS application, or PSMN026-80YS equivalent, key selection criteria include its 34 A continuous drain current at Tmb = 25 °C, 1.4 K/W typical thermal resistance (junction-to-mounting base), and avalanche ruggedness of 32 mJ - critical for reliability in unclamped inductive switching.
Technical Context
This MOSFET employs Nexperia's Advanced TrenchMOS technology to achieve low RDS(on) and low gate charge (QG(tot) = 20 nC typ), enabling fast switching with reduced conduction and switching losses. Its LFPAK package integrates a thermally enhanced mounting base directly connected to the drain, optimizing heat transfer to the PCB.
The device features a gate-source threshold voltage (VGS(th)) ranging from 2 V to 4 V at 25 °C, ensuring stable turn-on under standard logic-level drive, and exhibits low output capacitance (Coss = 120 pF) and reverse transfer capacitance (Crss = 70 pF) at VDS = 40 V - supporting high-frequency operation in DC-DC converters.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | 80 V - maximum drain-source blocking voltage, suitable for 48 V industrial bus and server primary-side switching |
| RDS(on) | 27.5 mΩ @ VGS = 10 V, Tj = 25 °C - enables <1 W conduction loss at 6 A, reducing heatsink requirements |
| ID | 34 A @ Tmb = 25 °C - supports high-current load switching without forced air cooling |
| Rth(j-mb) | 1.4 K/W typ - allows >50 W power dissipation with 70 K temperature rise from mounting base to junction |
| QG(tot) | 20 nC @ VDS = 40 V, ID = 25 A - reduces gate drive power and enables efficient 500 kHz+ PWM operation |
| EAS | 32 mJ unclamped avalanche energy - withstands inductive kickback in motor control and relay driving without external snubbers |
| VGS(th) | 2–4 V @ Tj = 25 °C - ensures reliable enhancement-mode turn-on with 3.3 V/5 V microcontroller GPIO |
Pinout & Package
PSMN026-80YS uses the SOT669 (LFPAK) plastic surface-mount package - a 4-lead single-ended package with an exposed mounting base electrically connected to the drain terminal for superior thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3 | Source (S) | Three parallel source terminals reduce package inductance and improve current sharing in high-di/dt applications |
| 4 | Gate (G) | Single gate input with internal gate resistance of 0.8 Ω - dampens ringing and simplifies gate driver design |
| Mounting Base (mb) | Drain (D) | Exposed copper pad tied to drain; provides low-thermal-resistance path to PCB copper and serves as primary current return path |
Key Features
| Feature | Design Value |
|---|---|
| Advanced TrenchMOS structure | Enables 27.5 mΩ RDS(on) at 10 V drive while maintaining rugged 80 V rating - balances conduction loss and voltage margin |
| LFPAK thermal architecture | 1.4 K/W Rth(j-mb) enables 74 W total power dissipation at Tmb = 25 °C - outperforms SO-8 by ~40 % in thermal performance |
| Triple-source pinning | Reduces source loop inductance below 1 nH - critical for minimizing voltage overshoot during hard-switching in synchronous rectifiers |
| 175 °C junction rating | Supports operation in sealed enclosures or high-ambient environments (e.g., telecom rectifiers, industrial PLCs) without derating penalties |
Applications
| DC-DC Converters | Lithium-ion Battery Protection |
|---|---|
|
Use Scenario: High-efficiency buck converter in 48 V server power supply delivering 20 A to CPU VRM. IC Role / Device Role / Timing Role: Synchronous rectifier switch operating at 300–600 kHz with 10 V gate drive. Use Value: 27.5 mΩ RDS(on) and 20 nC QG minimize combined conduction and switching losses, achieving >95 % efficiency at full load. |
Use Scenario: Primary-side protection FET in multi-cell Li-ion battery pack managing charge/discharge paths. IC Role / Device Role / Timing Role: High-side load switch controlled by battery management IC to disconnect faulty cells. Use Value: 80 V rating accommodates up to 20-series cell stacks (84 V max), and 32 mJ avalanche energy prevents failure during overvoltage transients. |
| Motor Control | Server Power Supplies |
|
Use Scenario: Half-bridge low-side switch in 24 V BLDC fan controller for data center cooling systems. IC Role / Device Role / Timing Role: Fast-switching power stage element with PWM frequency up to 20 kHz. Use Value: Low Coss (120 pF) and Crss (70 pF) reduce Miller-induced shoot-through risk and enable clean gate transitions. |
Use Scenario: OR-ing FET in redundant 12 V intermediate bus architecture for enterprise storage arrays. IC Role / Device Role / Timing Role: Ideal diode replacement in hot-swap and fault-isolation circuits. Use Value: Triple-source configuration lowers forward voltage drop and improves current sharing across paralleled devices in high-reliability systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar N-channel MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PSMN020-80YS,115 | Lower RDS(on) (20 mΩ typ), higher QG (23 nC), same LFPAK package and 80 V rating | Better conduction loss but slightly slower switching; preferred where thermal headroom is limited over switching frequency | Select when system priority is <1 W conduction loss at >10 A, and gate drive capability supports 23 nC charge |
| IRF7470PBF | SO-8 package, 29 mΩ RDS(on), 25 nC QG, 1.9 K/W Rth(j-c), no mounting-base drain connection | Higher thermal resistance limits power handling; lacks integrated drain thermal path for high-power density designs | Choose only if legacy SO-8 footprint compatibility is mandatory and peak power <45 W |
Compared with PSMN026-80YS, PSMN020-80YS trades marginal RDS(on) improvement for increased gate drive demand, while IRF7470PBF sacrifices thermal performance and package-level integration - making PSMN026-80YS the optimal balance of power density, ruggedness, and drive simplicity in new designs.
Availability
PSMN026-80YS is available at Aetrix Electronics and suitable for DC-DC converters, lithium-ion battery protection circuits, and server power supplies requiring stable component supply and long-term industrial lifecycle support.
Supply support for PSMN026-80YS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability discrete and logic devices, with leadership in MOSFETs, ESD protection, and automotive-qualified components.
This part belongs to Nexperia's standard-level TrenchMOS LFPAK portfolio, engineered for industrial and computing power management where thermal efficiency, avalanche robustness, and surface-mount manufacturability are critical.
FAQ
What is the maximum continuous drain current for PSMN026-80YS at 100 °C mounting base temperature?
The maximum continuous drain current is 24 A at Tmb = 100 °C, as specified in the Absolute Maximum Ratings table. This reflects thermal derating due to reduced heat dissipation capacity at elevated board temperatures, and must be verified against actual PCB copper area and airflow conditions.
Does PSMN026-80YS have an integrated body diode, and what are its key parameters?
Yes, it includes a source-drain body diode with forward voltage VSD = 0.8–1.2 V at IS = 5 A and Tj = 25 °C, reverse recovery time trr = 36 ns, and recovered charge Qr = 52 nC. These values support moderate-frequency freewheeling in synchronous rectification but are not optimized for high-frequency ZVS operation.
Can PSMN026-80YS be driven directly by a 3.3 V microcontroller GPIO without a level shifter?
No - its VGS(th) minimum is 1 V, but full enhancement requires ≥4.5 V for low RDS(on). At 3.3 V, RDS(on) rises above 100 mΩ, increasing conduction loss significantly. A gate driver or level-shifting circuit is required for reliable 27.5 mΩ performance.
What is the significance of the mounting base being electrically connected to the drain terminal?
The mounting base serves as the primary drain connection, enabling direct thermal coupling to the PCB copper pour while eliminating bond wire inductance. This reduces switching losses, improves avalanche energy handling, and simplifies layout - but requires careful isolation of the drain net from other circuit potentials on the board.
PSMN026-80YS,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- -
- Package/Case:
- SC-100, SOT-669
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 80 V
- Current - Continuous Drain (Id) @ 25°C:
- 34A (Tc)
- Drive Voltage (Max Rds On, Min Rds On):
- 10V
- Rds On (Max) @ Id, Vgs:
- 27.5mOhm @ 5A, 10V
- Vgs(th) (Max) @ Id:
- 4V @ 1mA
- Gate Charge (Qg) (Max) @ Vgs:
- 20 nC @ 10 V
- Vgs (Max):
- ±20V
- Input Capacitance (Ciss) (Max) @ Vds:
- 1200 pF @ 40 V
- FET Feature:
- -
- Power Dissipation (Max):
- 74W (Tc)
- Operating Temperature:
- -55°C ~ 175°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- LFPAK56, Power-SO8
PSMN026-80YS,115 FAQ
1.How can I place an order for PSMN026-80YS,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for PSMN026-80YS,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PSMN026-80YS,115 reliable?
The price and inventory of PSMN026-80YS,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PSMN026-80YS,115 is usually 5 days.
3.What payment methods are accepted for PSMN026-80YS,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PSMN026-80YS,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PSMN026-80YS,115?
PSMN026-80YS,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PSMN026-80YS,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PSMN026-80YS,115?
For technical support, including PSMN026-80YS,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PSMN026-80YS,115 requirements.
6.How does Aetrix verify that PSMN026-80YS,115 is sourced from the original manufacturer or authorized distributors?
All PSMN026-80YS,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PSMN026-80YS,115 meets industry standards.
7.What is the process for return or replacement of PSMN026-80YS,115?
All PSMN026-80YS,115 units undergo pre-shipment inspection (PSI). If there is an issue with PSMN026-80YS,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PSMN026-80YS,115 part is unused and in its original packaging.
Return procedure for PSMN026-80YS,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PSMN026-80YS,115 Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
