Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Discrete Semiconductor Products > Transistors > FETs, MOSFETs > FETs, MOSFETs

Nexperia USA Inc. PSMN040-100MSEX

Name: PSMN040-100MSEX
Brand: Nexperia USA Inc.
SKU: PSMN040-100MSEX
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: PSMN040-100MSEX

Manufacturer:: Nexperia USA Inc.

Category:: FETs, MOSFETs

Package:: SOT-1210, 8-LFPAK33 (5-Lead)

Datasheet:: PSMN040-100MSEX.pdf

Description:: MOSFET N-CH 100V 30A LFPAK33

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:55

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

PSMN040-100MSEX from Nexperia is an N-channel 100 V, 36.6 mΩ standard-level MOSFET in LFPAK33 (SOT1210) package, engineered for high-power Power-over-Ethernet (PoE) power sourcing equipment (PSE). It delivers 30 A continuous drain current at T_mb = 25 °C, supports unclamped avalanche energy up to 54 mJ, and features enhanced forward-biased SOA for robust linear-mode operation in IEEE 802.3at and proprietary 60–90 W PoE systems.

For engineers reviewing the PSMN040-100MSEX datasheet, PSMN040-100MSEX pinout, PSMN040-100MSEX application, or PSMN040-100MSEX equivalent, key selection criteria include R_DS(on) stability over temperature, gate charge (Q_G(tot) = 30 nC), thermal resistance (R_th(j-mb) = 1.44 K/W), avalanche ruggedness, and LFPAK33 mounting base integration for high-current PoE switch design.

Technical Context

This MOSFET operates in standard-level gate drive configuration (V_GS(th) = 2.3–4 V typ), enabling direct compatibility with 10 V gate drivers without level-shifting. Its enhanced forward-biased safe operating area (SOA) ensures stable operation under PoE soft-start and current-limiting conditions where devices sustain high V_DS × I_D stress during inrush.

The LFPAK33 package integrates a thermally optimized mounting base directly connected to the drain, delivering low junction-to-mounting-base thermal resistance (1.44 K/W typ) and supporting >91 W total power dissipation at T_mb = 25 °C - critical for compact, high-density PSE board layouts with constrained airflow.

Key Specifications

Parameter	Value and Actual Design Meaning
V_DS	100 V - Withstands full PoE Class 8 (90 W) supply rail transients and clamp voltages without breakdown.
R_DS(on)	29.4–36.6 mΩ @ V_GS = 10 V, I_D = 10 A, T_j = 25 °C - Enables <1.5 W conduction loss at 20 A, reducing heatsink requirements.
Q_G(tot)	30 nC - Supports efficient 100–500 kHz switching in active PoE PSE controllers with minimal gate driver power demand.
E_AS	54 mJ (unclamped) - Absorbs single-pulse inductive energy during fault events without failure, enhancing system reliability.
R_th(j-mb)	1.44 K/W typ - Enables direct thermal coupling to PCB copper or heatsink via mounting base, improving thermal headroom by ~40% vs. SO-8.
I_D (cont)	30 A @ T_mb = 25 °C - Sustains peak PoE Class 8 load currents with margin for ambient derating in enclosed enclosures.
I_DSS	≤ 1 µA @ V_DS = 100 V, T_j = 25 °C - Ensures ultra-low standby leakage in always-on PSE detection circuitry.

Pinout & Package

PSMN040-100MSEX uses the LFPAK33 (SOT1210) surface-mount package - a copper-clip-based, leadless construction with exposed mounting base for superior thermal and mechanical ruggedness. The package features four terminals plus integrated drain-connected mounting base (mb), optimized for high-current PoE switch placement on inner-layer thermal pads.

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 3	Source (S)	Three parallel source terminals reduce package inductance and resistive drop during fast switching transitions.
4	Gate (G)	Single gate input with 1.65 Ω internal gate resistance - simplifies external gate resistor selection for controlled turn-on/turn-off.
mb	Mounting Base / Drain (D)	Exposed copper pad electrically and thermally connected to drain - serves as primary heat path and high-current return path in PSE H-bridge or single-switch topologies.

Key Features

Feature	Design Value
Enhanced forward-biased SOA	Enables reliable linear-mode operation during PoE soft-start and current limiting without thermal runaway.
Ultra-low R_DS(on)	Reduces conduction losses below 1.5 W at 20 A, allowing smaller PCB footprints and lower thermal management cost.
LFPAK33 thermal performance	1.44 K/W R_th(j-mb) enables >90 W power handling with direct mounting base cooling - no solderable heatsink required.
Low I_DSS	≤ 1 µA at 100 V ensures negligible standby current in always-on PSE detection and classification circuits.
High avalanche energy rating	54 mJ unclamped E_AS protects against inductive kickback during hot-swap or cable-fault events in powered device insertion.

Applications

IEEE 802.3bt PSE Switch

Proprietary 90 W PoE Injector

Use Scenario: Dual-port IEEE 802.3bt power sourcing equipment delivering up to 90 W per port with real-time current monitoring and fault recovery.

IC Role / Device Role / Timing Role: Primary high-side switching element in active DC-DC converter stage, handling full output current with precise gate-controlled soft-start timing.

Use Value: Low R_DS(on) and high SOA enable sustained 25 A operation during 100 ms inrush without thermal throttling or desaturation.

Use Scenario: Compact wall-mounted 90 W PoE injector for smart building infrastructure, requiring high power density and silent operation.

IC Role / Device Role / Timing Role: Main switching FET in flyback or active-clamp forward topology, driven by isolated gate driver with 10 V logic-level compatibility.

Use Value: LFPAK33 mounting base allows direct thermal interface to metal housing, eliminating external heatsinks while maintaining T_j < 125 °C at full load.

PoE Midspan Power Feeder

Industrial Ethernet PSE Module

Use Scenario: Rack-mounted midspan unit supplying 60–90 W to multiple IP cameras, access points, and PTZ devices over Cat6a cabling.

IC Role / Device Role / Timing Role: High-reliability switching component in redundant dual-FET configurations, supporting hot-swap and auto-restart after short-circuit events.

Use Value: 54 mJ avalanche rating ensures survival of repeated cable surge events (IEC 61000-4-5 Level 3), reducing field failure rates.

Use Scenario: DIN-rail mounted industrial PoE module for factory automation, operating continuously in 70 °C ambient environments.

IC Role / Device Role / Timing Role: Linear-mode current regulator during PD classification and pre-charge phases, leveraging extended SOA for stable bias control.

Use Value: Stable R_DS(on) across -40 to 175 °C (±20% variation) maintains accurate current regulation without calibration drift.

Equivalent & Alternatives

The following parts are listed as comparable options for similar high-power PoE switching applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
PSMN1R0-100MSE	R_DS(on) = 1.0 mΩ (lower), but Q_G(tot) = 110 nC (3.7× higher); larger LFPAK56 package.	Better conduction efficiency at >40 A, but slower switching and higher gate drive loss limits use in >250 kHz designs.	Select when thermal budget dominates and switching frequency is ≤150 kHz; avoid if space-constrained or high-frequency PSE controller used.
IPB180N10N3 G	R_DS(on) = 1.8 mΩ, TO-263 package, R_th(j-c) = 1.2 K/W, but no integrated mounting base; requires external heatsink.	Higher power handling (180 A pulsed), but lacks PoE-optimized SOA and requires additional thermal interface hardware.	Prefer only in legacy TO-263-based designs with existing heatsink infrastructure; not recommended for new compact PoE modules.

Compared with PSMN040-100MSEX, PSMN1R0-100MSE trades gate drive efficiency for lower conduction loss, while IPB180N10N3 G sacrifices PoE-specific ruggedness and thermal integration for raw current capacity - making PSMN040-100MSEX the optimal balance of SOA, thermal performance, and layout simplicity in modern 60–90 W PSE designs.

Availability

PSMN040-100MSEX is available at Aetrix Electronics and suitable for IEEE 802.3bt power sourcing equipment, proprietary 90 W PoE injectors, and industrial Ethernet PSE modules requiring stable component supply, long-term lifecycle support, and traceable sourcing for production ramp.

Supply support for PSMN040-100MSEX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on high-volume, high-reliability discrete and logic devices, with leadership in automotive-qualified and industrial-grade MOSFETs, ESD protection, and logic ICs.

This device belongs to Nexperia's LFPAK Power MOSFET product line - designed specifically for high-efficiency, high-power-density applications in PoE, server VRMs, and industrial motor drives where thermal performance and ruggedness are critical.

FAQ

What is the maximum continuous drain current for PSMN040-100MSEX at 100 °C mounting base temperature?

At T_mb = 100 °C, the continuous drain current is 21 A (per Table 5, Limiting Values). This value is determined by thermal derating of the 30 A rating at 25 °C, based on the device's 1.44 K/W junction-to-mounting-base thermal resistance and safe operating area constraints - not package current limits alone.

Does PSMN040-100MSEX support gate drive with 5 V logic-level controllers?

No - it is a standard-level MOSFET with V_GS(th) = 2.3–4 V (typ), requiring ≥10 V gate drive for full enhancement and specified R_DS(on). At 5 V, R_DS(on) exceeds 100 mΩ, causing excessive conduction loss; a dedicated 10 V gate driver or level shifter is mandatory for PoE PSE operation.

How is the mounting base (mb) electrically connected, and what PCB layout guidance applies?

The mounting base is internally connected to the drain terminal. For optimal thermal and electrical performance, it must be soldered to a large, multi-layer copper pour tied to the main DC bus (drain net), with ≥6 thermal vias (0.3 mm diameter, 0.8 mm pitch) connecting to inner ground/power planes - per Nexperia's LFPAK33 layout guidelines in AN11570.

Is PSMN040-100MSEX qualified for automotive applications?

No - this part is not automotive-qualified. It is specified for industrial and commercial PoE applications only. Nexperia explicitly states in Section 12.3 that non-automotive qualified products are neither tested nor warranted for automotive use, and inclusion in such systems voids all warranties and incurs full customer liability.

PSMN040-100MSEX Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: -

Package/Case:: SOT-1210, 8-LFPAK33 (5-Lead)

Packaging:: Tape & Reel (TR)

Product Status:: Active

FET Type:: N-Channel

Technology:: MOSFET (Metal Oxide)

Drain to Source Voltage (Vdss):: 100 V

Current - Continuous Drain (Id) @ 25°C:: 30A (Tj)

Drive Voltage (Max Rds On, Min Rds On):: 10V

Rds On (Max) @ Id, Vgs:: 36.6mOhm @ 10A, 10V

Vgs(th) (Max) @ Id:: 4V @ 1mA

Gate Charge (Qg) (Max) @ Vgs:: 30 nC @ 10 V

Vgs (Max):: ±20V

Input Capacitance (Ciss) (Max) @ Vds:: 1470 pF @ 50 V

FET Feature:: -

Power Dissipation (Max):: 91W (Tc)

Operating Temperature:: -55°C ~ 175°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: LFPAK33

PSMN040-100MSEX FAQ

1.How can I place an order for PSMN040-100MSEX through Aetrix?

Please submit a Request for Quotation (RFQ) for PSMN040-100MSEX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for PSMN040-100MSEX reliable?

The price and inventory of PSMN040-100MSEX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PSMN040-100MSEX is usually 5 days.

3.What payment methods are accepted for PSMN040-100MSEX?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PSMN040-100MSEX transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for PSMN040-100MSEX?

PSMN040-100MSEX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your PSMN040-100MSEX order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for PSMN040-100MSEX?

For technical support, including PSMN040-100MSEX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PSMN040-100MSEX requirements.

6.How does Aetrix verify that PSMN040-100MSEX is sourced from the original manufacturer or authorized distributors?

All PSMN040-100MSEX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PSMN040-100MSEX meets industry standards.

7.What is the process for return or replacement of PSMN040-100MSEX?

All PSMN040-100MSEX units undergo pre-shipment inspection (PSI). If there is an issue with PSMN040-100MSEX, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The PSMN040-100MSEX part is unused and in its original packaging.

Return procedure for PSMN040-100MSEX:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…