Nexperia USA Inc. PSMN1R0-100CSFJ
- Part No.:
- PSMN1R0-100CSFJ
- Manufacturer:
- Nexperia USA Inc.
- Category:
- FETs, MOSFETs
- Package:
- 12-BESOP (0.370", 9.40mm Width), Exposed Pad
- Datasheet:
-
PSMN1R0-100CSFJ.pdf
- Description:
- PSMN1R0-100CSF/SOT8005A/CCPAK1
- Quantity:
- Payment:

- Shipping:

Inventory:250
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PSMN1R0-100CSF from Nexperia is a 100 V, 1.04 mΩ N-channel MOSFET in CCPAK1212i (SOT8005A) package, qualified to 175 °C junction temperature and rated for 460 A continuous drain current at Tmb = 25 °C. It features low Qrr (99 nC), high avalanche energy rating (1630 mJ), and inverted top-side cooling architecture-designed for high-power BLDC motor control, battery protection, and OR-ing circuits.
For engineers reviewing the PSMN1R0-100CSF datasheet, PSMN1R0-100CSF pinout, PSMN1R0-100CSF application, or PSMN1R0-100CSF equivalent, key selection criteria include RDS(on) temperature stability up to 175 °C, gate charge (359 nC typ), thermal resistance to mounting base (0.075 K/W), and JEDEC-qualified CCPAK1212i package compatibility for industrial power stages.
Technical Context
This NextPower MOSFET employs an optimized trench-gate process with enhanced body diode softness and low reverse recovery charge, enabling efficient hard-switching in high-current half-bridge and full-bridge topologies. Its 12-terminal CCPAK1212i package integrates six parallel source pins, one gate pin, and five drain pins plus mounting base-all electrically connected to drain-to minimize parasitic inductance and maximize thermal conduction.
The device operates with standard-level gate drive (VGS(th) = 2–4 V, ΔVGS(th)/ΔT = −9.3 mV/K), supports 100% avalanche testing per IEC 60134, and delivers stable RDS(on) of 1.7 mΩ at Tj = 175 °C-critical for sustained operation in industrial motor drives and uninterruptible power supplies.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | 100 V maximum drain-source voltage-supports 48 V and 60 V bus systems with 20 %+ headroom for transient overvoltage. |
| RDS(on) | 0.83–1.04 mΩ at VGS = 10 V, ID = 25 A, Tj = 25 °C-enables <1 W conduction loss at 400 A with proper thermal design. |
| ID (cont) | 460 A at Tmb = 25 °C-validated under application test conditions; practical limit set by PCB copper area and heatsink interface. |
| QG(tot) | 359 nC typical total gate charge-determines driver power requirement and switching speed in 10–100 kHz PWM applications. |
| EAS | 1630 mJ non-repetitive avalanche energy-ensures robustness against inductive load turn-off transients without external snubbers. |
| Rth(j-mb) | 0.075 K/W typical junction-to-mounting-base thermal resistance-enables >1.5 kW power dissipation with <12 K rise above heatsink temperature. |
| Qr | 99 nC recovered charge-reduces diode switching losses and voltage spiking in synchronous rectification and OR-ing configurations. |
Pinout & Package
CCPAK1212i (SOT8005A) is a 12 mm × 12 mm × 2.5 mm surface-mount copper clip package with exposed drain-mounted thermal pad. Its inverted layout places the drain on the bottom side for direct heatsink attachment and top-side cooling capability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1–5 | Source | Five dedicated low-inductance source terminals-reduce common-source inductance and improve gate drive stability in paralleled or high-dI/dt operation. |
| 6 | Gate | Single gate input with 1.3 Ω typical gate resistance-compatible with standard 12 V gate drivers; requires <5 Ω external series resistance for optimal ringing suppression. |
| 7–11 | Drain | Five parallel drain terminals-distribute high-current paths and reduce bond-wire inductance in high-frequency switching. |
| 12 | Mounting Base | Drain-connected thermal pad-provides primary heat path to heatsink; must be soldered to copper pour for rated Rth(j-mb). |
Key Features
| Feature | Design Value |
|---|---|
| Low Qrr / QG × RDS(on) FOM | 99 nC Qr and 359 nC QG with 1.04 mΩ RDS(on)-delivers high efficiency in 20–100 kHz hard-switched converters and motor inverters. |
| Avalanche-rated & 100% tested | 1630 mJ EAS with 100% production screening-eliminates need for derating or external clamping in inductive load commutation. |
| Inverted top-side cooling | Drain-connected mounting base enables direct thermal interface to heatsink while allowing gate/source access from PCB top side-ideal for double-sided cooling modules. |
| JEDEC-qualified open-market package | SOT8005A footprint-ensures second-source availability and eliminates proprietary tooling lock-in for high-volume industrial designs. |
| RoHS-compliant, halogen-free | Meets IPC-J-STD-020 moisture sensitivity level 3 (MSL3) and reflow profile up to 260 °C peak-supports automated assembly without special handling. |
Applications
| Battery Protection Systems | BLDC Motor Control |
|---|---|
|
Use Scenario: High-current bidirectional battery disconnect and short-circuit protection in 48 V EV auxiliary systems and UPS battery banks. IC Role / Device Role / Timing Role: Primary power switch in active OR-ing and hot-swap FET configuration, operating in linear mode during fault limiting and saturated switching during normal conduction. Use Value: 460 A continuous rating and 3216 A pulsed current enable single-device replacement of multi-MOSFET arrays, reducing BOM count and PCB area by >40 %. |
Use Scenario: High-efficiency 3-phase inverter stage for industrial fans, pumps, and servo drives operating at 20–40 kHz PWM frequency. IC Role / Device Role / Timing Role: Low-side and high-side switching element in 6-pack inverter module, leveraging low Qr and fast trr (75 ns) for reduced body-diode conduction loss. Use Value: 0.075 K/W Rth(j-mb) allows direct heatsink mounting with <12 K thermal rise at 1.2 kW dissipation-enabling compact, fanless motor drive enclosures. |
| High-Power Full-Bridge Converters | OR-ing Circuits |
|
Use Scenario: Isolated DC–DC conversion in telecom rectifiers and server PSUs delivering >3 kW output with SiC-compatible gate drive timing. IC Role / Device Role / Timing Role: Primary-side synchronous rectifier and secondary-side switch in phase-shifted full-bridge topology, requiring precise dead-time control and low Coss (5556 pF typ). Use Value: 1.04 mΩ RDS(on) at 100 °C junction reduces conduction loss by 35 % versus comparable 2 mΩ devices-improving full-load efficiency from 96.2 % to 96.8 %. |
Use Scenario: Redundant power supply combining in data center rack PDUs and distributed battery backup systems. IC Role / Device Role / Timing Role: Unidirectional power path controller replacing Schottky diodes, operating in forward conduction with VSD = 0.74 V at 25 A and zero reverse leakage. Use Value: 99 nC Qr and soft reverse recovery minimize voltage overshoot during current reversal-reducing need for snubber networks and improving system reliability under dynamic load steps. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-current N-channel MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Infineon IPP020N10N5 | 100 V, 2.0 mΩ RDS(on), TO-220FP package, 120 A ID rating-higher on-resistance, lower current, larger thermal resistance (0.55 K/W). | Limited to <1 kW continuous operation; unsuitable for top-side cooling or ultra-high-current OR-ing due to single-drain leadframe. | Select only when board space permits through-hole mounting and thermal budget allows higher RDS(on)-driven losses. |
| Vishay SIHF100N10E | 100 V, 1.1 mΩ RDS(on), PowerPAK® 1212-8 package, 320 A ID rating-similar RDS(on) but no avalanche rating or 100 % EAS testing. | Not qualified for repetitive avalanche stress; requires external clamping in inductive switching; lower peak current margin (2500 A vs 3216 A). | Acceptable for non-critical consumer inverters where cost is prioritized over ruggedness-but not recommended for industrial motor control or battery safety systems. |
Compared with IPP020N10N5 and SIHF100N10E, PSMN1R0-100CSF provides 2.2× higher continuous current, 0.075 K/W vs ≥0.5 K/W thermal resistance, and guaranteed avalanche ruggedness-making it the only option capable of sustaining 460 A with top-side cooling in space-constrained industrial power modules.
Availability
PSMN1R0-100CSF is available at Aetrix Electronics and suitable for battery protection, BLDC motor control, and high-power full-bridge converter applications requiring stable component supply, long-term lifecycle support, and JEDEC-standard package compatibility.
Supply support for PSMN1R0-100CSF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability discrete and logic devices, with leadership in automotive-qualified and industrial-grade power MOSFETs.
The NextPower product line targets high-efficiency, high-power-density applications including motor drives, industrial power supplies, and battery management-emphasizing ruggedness, thermal performance, and open-market package standardization.
FAQ
What is the maximum allowable mounting base temperature for continuous 460 A operation?
The datasheet specifies 460 A continuous drain current at Tmb = 25 °C (Fig. 2). At Tmb = 100 °C, the rated current remains 460 A due to thermal design validation-but actual current must be limited by PCB copper area, heatsink interface resistance, and ambient airflow. Derating begins above 100 °C mounting base temperature per Fig. 1's normalized power curve.
Can PSMN1R0-100CSF be used in synchronous rectification with 5 V gate drive?
No. The gate threshold voltage range is 2–4 V, but RDS(on) increases significantly below VGS = 10 V: at VGS = 7 V and Tj = 25 °C, RDS(on) rises to 0.95–1.43 mΩ (vs 0.83–1.04 mΩ at 10 V). For reliable synchronous rectification, 10 V or higher gate drive is required to maintain low conduction loss and avoid thermal runaway.
Is the CCPAK1212i package compatible with standard reflow profiles?
Yes. The device is qualified for lead-free reflow per J-STD-020 MSL3, with peak temperature up to 260 °C. Recommended stencil thickness is 0.1 mm, and the SOT8005A footprint (Fig. 19) uses 1.85 mm × 11.8 mm thermal pad with 0.7 mm solder mask opening-ensuring void-free solder joint formation under standard convection reflow.
Does PSMN1R0-100CSF require external gate resistors for stability?
Yes. With 1.3 Ω typical internal gate resistance and low gate-drain capacitance (69.5 nC QGD), the device is prone to oscillation in high-dI/dt switching. A 4.7–10 Ω external series gate resistor is recommended to dampen ringing, especially in half-bridge configurations with >100 A/ns slew rates-verified in Nexperia's application note AN11158.
PSMN1R0-100CSFJ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- -
- Package/Case:
- 12-BESOP (0.370", 9.40mm Width), Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 100 V
- Current - Continuous Drain (Id) @ 25°C:
- 460A (Tc)
- Drive Voltage (Max Rds On, Min Rds On):
- 10V
- Rds On (Max) @ Id, Vgs:
- 1.04mOhm @ 25A, 10V
- Vgs(th) (Max) @ Id:
- 4V @ 1mA
- Gate Charge (Qg) (Max) @ Vgs:
- 539 nC @ 10 V
- Vgs (Max):
- ±20V
- Input Capacitance (Ciss) (Max) @ Vds:
- 33624 pF @ 50 V
- FET Feature:
- -
- Power Dissipation (Max):
- 1.55kW (Tc)
- Operating Temperature:
- -55°C ~ 175°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- CCPAK1212i
PSMN1R0-100CSFJ FAQ
1.How can I place an order for PSMN1R0-100CSFJ through Aetrix?
Please submit a Request for Quotation (RFQ) for PSMN1R0-100CSFJ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PSMN1R0-100CSFJ reliable?
The price and inventory of PSMN1R0-100CSFJ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PSMN1R0-100CSFJ is usually 5 days.
3.What payment methods are accepted for PSMN1R0-100CSFJ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PSMN1R0-100CSFJ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PSMN1R0-100CSFJ?
PSMN1R0-100CSFJ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PSMN1R0-100CSFJ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PSMN1R0-100CSFJ?
For technical support, including PSMN1R0-100CSFJ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PSMN1R0-100CSFJ requirements.
6.How does Aetrix verify that PSMN1R0-100CSFJ is sourced from the original manufacturer or authorized distributors?
All PSMN1R0-100CSFJ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PSMN1R0-100CSFJ meets industry standards.
7.What is the process for return or replacement of PSMN1R0-100CSFJ?
All PSMN1R0-100CSFJ units undergo pre-shipment inspection (PSI). If there is an issue with PSMN1R0-100CSFJ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PSMN1R0-100CSFJ part is unused and in its original packaging.
Return procedure for PSMN1R0-100CSFJ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PSMN1R0-100CSFJ Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

