Nexperia USA Inc. PSMN1R5-25YL,115
- Part No.:
- PSMN1R5-25YL,115
- Manufacturer:
- Nexperia USA Inc.
- Category:
- FETs, MOSFETs
- Package:
- SC-100, SOT-669
- Datasheet:
-
PSMN1R5-25YL,115.pdf
- Description:
- MOSFET N-CH 25V 100A LFPAK56
- Quantity:
- Payment:

- Shipping:

Inventory:5,965
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PSMN1R5-25YL from Nexperia is a logic-level N-channel TrenchMOS FET in LFPAK (SOT669) package, rated for 25 V VDS, 100 A continuous drain current at Tmb = 25 °C, and 1.13 mΩ RDS(on) at VGS = 10 V and Tj = 25 °C. It delivers high-efficiency switching in industrial power stages, including server PSUs and Class-D amplifiers.
For engineers reviewing the PSMN1R5-25YL datasheet, PSMN1R5-25YL pinout, PSMN1R5-25YL application, or PSMN1R5-25YL equivalent, key selection criteria include its low gate threshold (1.3–2.15 V), robust avalanche energy rating (290 mJ), and mounting-base thermal resistance (0.5–1.1 K/W) - critical for thermally constrained high-current designs.
Technical Context
This device uses TrenchMOS technology to achieve low conduction loss and fast switching with logic-level gate drive compatibility (VGS(th) = 1.3–2.15 V). Its 4-pin LFPAK package integrates a large mounting base connected directly to the drain, enabling efficient heat transfer to the PCB copper plane.
Dynamic performance is defined by QG(tot) = 36 nC at VGS = 4.5 V and QGD = 9.2 nC, supporting high-frequency operation in DC-DC converters. The integrated source-drain diode exhibits VSD = 0.78 V at IS = 25 A and trr = 43 ns, suitable for synchronous rectification and motor control freewheeling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | 25 V maximum drain-source voltage - defines safe blocking capability in 24 V rail systems |
| RDS(on) | 1.13 mΩ typical at VGS = 10 V, Tj = 25 °C - enables <1 W conduction loss at 30 A |
| ID | 100 A continuous at Tmb = 25 °C - requires direct thermal coupling to PCB copper for full rating |
| QG(tot) | 36 nC at VGS = 4.5 V - determines gate driver current requirement for <100 ns switching transitions |
| Rth(j-mb) | 0.5 K/W typical junction-to-mounting-base thermal resistance - enables >80 W dissipation with 40 K ΔT to PCB |
| EAS | 290 mJ non-repetitive avalanche energy - supports unclamped inductive turn-off in motor drives |
| VGS(th) | 1.3–2.15 V at Tj = 25 °C - ensures full enhancement with 3.3 V or 5 V logic-level microcontroller outputs |
Pinout & Package
PSMN1R5-25YL uses the SOT669 (LFPAK) plastic surface-mount package with exposed mounting base. The package features three parallel source terminals and one gate terminal, with the mounting base electrically connected to the drain for low-inductance, high-current power routing and enhanced thermal conduction.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3 - S | Source | Three low-inductance source connections reduce common-source inductance in high-dI/dt switching |
| 4 - G | Gate | Single gate input optimized for logic-level drive; RG = 0.77 Ω internal gate resistance |
| Mounting base - D | Drain | Exposed copper pad tied to drain; serves as primary thermal path and high-current drain connection |
Key Features
| Feature | Design Value |
|---|---|
| Logic-level gate drive compatibility | VGS(th) range of 1.3–2.15 V enables direct interface with 3.3 V/5 V MCUs without level-shifting circuitry |
| Ultra-low RDS(on) | 1.13 mΩ @ 10 V reduces conduction losses by >40% vs. comparable 30 V MOSFETs in 48 V intermediate bus converters |
| Optimized dynamic charge profile | QGD/QG(tot) ratio of ~25% improves Miller immunity and enables stable hard-switching up to 500 kHz |
| Robust avalanche ruggedness | 290 mJ EAS rating allows reliable operation under inductive load switching without external snubbers |
| Thermally enhanced LFPAK package | 0.5 K/W Rth(j-mb) enables >80 W power handling with minimal PCB copper area vs. TO-220 or SO-8 alternatives |
Applications
| Class-D Audio Amplifiers | Server DC-DC Converters |
|---|---|
|
Use Scenario: High-efficiency half-bridge output stage in 500 W audio amplifiers operating at 300–500 kHz switching frequency. IC Role / Device Role / Timing Role: Power switch in PWM-driven output bridge; handles peak currents >60 A with minimal dead-time distortion. Use Value: Low QGD (9.2 nC) and RDS(on) (1.13 mΩ) minimize switching loss and thermal rise, preserving THD+N <0.01% at full power. |
Use Scenario: Primary-side synchronous rectifier in 48 V to 12 V intermediate bus converter for AI server racks. IC Role / Device Role / Timing Role: High-side switch in multiphase buck topology; operates with 100 A peak per phase and 300 kHz PWM. Use Value: Mounting-base thermal design sustains 100 A continuous with <60 °C junction rise, eliminating need for heatsinks in dense board layouts. |
| Industrial Motor Drives | High-Current Load Switches |
|
Use Scenario: Half-bridge leg in 24 V BLDC motor controller for automated guided vehicles (AGVs), delivering 30–50 A RMS. IC Role / Device Role / Timing Role: Inverter switch subjected to repetitive inductive turn-off stress and body-diode commutation. Use Value: 290 mJ avalanche energy rating and 43 ns reverse recovery time ensure reliable freewheeling without external diodes or snubbers. |
Use Scenario: Hot-swap and inrush current limiting switch in 24 V industrial PLC backplanes with 80 A max load. IC Role / Device Role / Timing Role: Low-loss main power path switch with fast turn-on/turn-off controlled via MCU GPIO. Use Value: 1.13 mΩ RDS(on) limits voltage drop to <90 mV at 80 A, reducing power loss to <7.2 W and simplifying thermal management. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar N-channel logic-level power MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IRL1404ZPBF | RDS(on) = 3.2 mΩ @ 10 V; TO-220 package; higher Rth(j-c) = 1.25 K/W | Limited to ≤40 A continuous in same PCB layout due to inferior thermal performance | Prefer when legacy through-hole assembly or lower-cost procurement is prioritized over efficiency |
| DMTH10H025LPSQ | RDS(on) = 1.0 mΩ @ 10 V; PowerSO-10 package; QG(tot) = 42 nC at 4.5 V | Higher gate charge increases driver loss in >300 kHz designs; similar thermal performance | Choose when slightly lower RDS(on) justifies marginal gate drive overhead in high-frequency SMPS |
Compared with IRL1404ZPBF and DMTH10H025LPSQ, PSMN1R5-25YL offers the best balance of ultra-low on-resistance, logic-level gate compatibility, and thermally optimized LFPAK packaging - making it optimal for space-constrained, high-current industrial power stages where PCB copper area and thermal headroom are limited.
Availability
PSMN1R5-25YL is available at Aetrix Electronics and suitable for server power supplies, Class-D amplifiers, motor control modules, and high-current load switches requiring stable component supply across multi-year production cycles.
Supply support for PSMN1R5-25YL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability discrete and logic devices, with leadership in automotive-qualified MOSFETs and ESD protection.
This part belongs to Nexperia's TrenchMOS logic-level power MOSFET product line, engineered specifically for industrial and communications power conversion where low gate drive voltage, high current density, and avalanche robustness are mandatory.
FAQ
Is PSMN1R5-25YL suitable for 3.3 V microcontroller gate drive?
Yes. With a gate threshold voltage range of 1.3–2.15 V at 25 °C and guaranteed enhancement at VGS ≥ 4.5 V, the device fully turns on using standard 3.3 V GPIO outputs. Its RDS(on) remains below 2.2 mΩ even at VGS = 4.5 V, ensuring low conduction loss without external level shifters.
What is the maximum continuous current achievable with standard 2 oz copper PCB layout?
With 2 oz copper and 10 cm² exposed mounting-base copper pour, PSMN1R5-25YL achieves ~75 A continuous current before reaching Tj = 150 °C. This is derived from its 0.5 K/W typical Rth(j-mb) and 109 W Ptot rating at Tmb = 25 °C - actual current depends on ambient temperature and airflow.
Does the integrated source-drain diode support synchronous rectification?
Yes. The body diode has VSD = 0.78 V at 25 A and trr = 43 ns, enabling use in synchronous buck topologies up to 300 kHz. Its Qr = 50 nC and soft recovery characteristics reduce switching loss and EMI compared to discrete Schottky solutions.
How does the LFPAK package compare thermally to TO-220 or SO-8 packages?
The SOT669 (LFPAK) package delivers 0.5 K/W typical Rth(j-mb), outperforming TO-220 (1.25 K/W) and SO-8 (3.5 K/W) by 2.5× and 7× respectively. This allows >80 W power dissipation with only PCB copper - eliminating heatsinks in most industrial power applications.
PSMN1R5-25YL,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- TrenchMOS™
- Package/Case:
- SC-100, SOT-669
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 25 V
- Current - Continuous Drain (Id) @ 25°C:
- 100A (Tc)
- Drive Voltage (Max Rds On, Min Rds On):
- 4.5V, 10V
- Rds On (Max) @ Id, Vgs:
- 1.5mOhm @ 15A, 10V
- Vgs(th) (Max) @ Id:
- 2.15V @ 1mA
- Gate Charge (Qg) (Max) @ Vgs:
- 76 nC @ 10 V
- Vgs (Max):
- ±20V
- Input Capacitance (Ciss) (Max) @ Vds:
- 4830 pF @ 12 V
- FET Feature:
- -
- Power Dissipation (Max):
- 109W (Tc)
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- LFPAK56, Power-SO8
PSMN1R5-25YL,115 FAQ
1.How can I place an order for PSMN1R5-25YL,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for PSMN1R5-25YL,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PSMN1R5-25YL,115 reliable?
The price and inventory of PSMN1R5-25YL,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PSMN1R5-25YL,115 is usually 5 days.
3.What payment methods are accepted for PSMN1R5-25YL,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PSMN1R5-25YL,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PSMN1R5-25YL,115?
PSMN1R5-25YL,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PSMN1R5-25YL,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PSMN1R5-25YL,115?
For technical support, including PSMN1R5-25YL,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PSMN1R5-25YL,115 requirements.
6.How does Aetrix verify that PSMN1R5-25YL,115 is sourced from the original manufacturer or authorized distributors?
All PSMN1R5-25YL,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PSMN1R5-25YL,115 meets industry standards.
7.What is the process for return or replacement of PSMN1R5-25YL,115?
All PSMN1R5-25YL,115 units undergo pre-shipment inspection (PSI). If there is an issue with PSMN1R5-25YL,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PSMN1R5-25YL,115 part is unused and in its original packaging.
Return procedure for PSMN1R5-25YL,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PSMN1R5-25YL,115 Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
