Nexperia USA Inc. PSMN2R0-60PS,127
- Part No.:
- PSMN2R0-60PS,127
- Manufacturer:
- Nexperia USA Inc.
- Category:
- FETs, MOSFETs
- Package:
- TO-220-3
- Datasheet:
-
PSMN2R0-60PS,127.pdf
- Description:
- MOSFET N-CH 60V 120A TO220AB
- Quantity:
- Payment:

- Shipping:

Inventory:8,091
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PSMN2R0-60PS from Nexperia is a standard-level N-channel MOSFET in TO-220AB (SOT78) package, rated for 60 V VDS, 2.2 mΩ RDS(on) at VGS = 10 V and Tj = 25 °C, and qualified to 175 °C junction temperature. It delivers 120 A continuous drain current at Tmb = 100 °C and supports high-efficiency power switching in industrial DC-DC converters and motor control stages.
For engineers reviewing the PSMN2R0-60PS datasheet, PSMN2R0-60PS pinout, PSMN2R0-60PS application, or PSMN2R0-60PS equivalent, key selection criteria include its low RDS(on) at elevated temperature, robust avalanche energy rating (913 mJ), TO-220 mounting-base thermal path (Rth(j-mb) = 0.22 K/W typ), and standard-level gate drive compatibility with 10 V logic.
Technical Context
This MOSFET employs planar silicon technology with optimized channel geometry to achieve low on-resistance while maintaining rugged unclamped inductive switching capability. Its gate threshold voltage (VGS(th)) ranges from 1 V at 175 °C to 4.6 V at –55 °C, enabling stable turn-on across wide temperature extremes.
The device features an integrated body diode with 57–75 ns reverse recovery time and 80–104 nC recovered charge, supporting synchronous rectification and freewheeling in hard-switched topologies. Its dynamic parameters-including 137–192 nC total gate charge and 32–45 nC gate-drain charge-are specified under realistic conditions (VDS = 30 V, ID = 75 A, VGS = 10 V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | 60 V maximum - defines safe blocking voltage in buck, flyback, and half-bridge primary-side switches |
| RDS(on) | 2.2 mΩ typical at VGS = 10 V, Tj = 25 °C - enables <1 W conduction loss at 25 A, critical for high-current load switching |
| ID (cont) | 120 A at Tmb = 100 °C - supports high-power server PSU rails and motor phase legs without forced air |
| EAS | 913 mJ non-repetitive avalanche energy - allows reliable operation during inductive load turn-off transients without snubbers |
| Rth(j-mb) | 0.22 K/W typical - enables direct heatsink mounting for efficient thermal management in compact industrial enclosures |
| QG(tot) | 137–192 nC - determines gate driver power requirement and switching speed trade-off in 100–500 kHz SMPS designs |
| VGS(th) | 2–4 V typical at 25 °C - ensures clean turn-on with standard 5 V or 10 V microcontroller GPIO or gate drivers |
Pinout & Package
TO-220AB (SOT78) plastic single-ended package with heatsink-mounted base; 3 leads, 2.54 mm pitch, 15.6 × 10 × 4.4 mm body. Mounting base (mb) is electrically connected to drain.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (G) | Gate | Controls channel conduction; requires 10 V for full enhancement; gate resistance 0.45–1.8 Ω affects drive loop stability |
| 2 (D) | Drain | Main high-side or low-side power terminal; internally bonded to mounting base for low-inductance heatsink coupling |
| 3 (S) | Source | Reference node for gate drive; connects to PCB ground or low-side switch node; carries full load current |
| mb | Mounting Base | Electrically tied to drain; provides primary thermal path to heatsink; must be insulated if drain is not at chassis potential |
Key Features
| Feature | Design Value |
|---|---|
| Low RDS(on) at high Tj | 3.5 mΩ max at 100 °C - maintains efficiency in sealed industrial enclosures without derating |
| High avalanche ruggedness | 913 mJ EAS - eliminates need for external clamping in motor drive H-bridges and solenoid drivers |
| Standard-level gate drive | VGS(th) 2–4 V - compatible with 5 V logic and common gate drivers (e.g., TC4420, UCC27531) without level-shifting |
| Robust thermal performance | Rth(j-mb) = 0.22 K/W - enables >100 W dissipation with modest heatsink, reducing system size vs. DPAK alternatives |
| Qualified to 175 °C | Tj max = 175 °C - supports operation in automotive under-hood auxiliary supplies and industrial ovens |
Applications
| DC-to-DC Converters | Load Switching |
|---|---|
|
Use Scenario: Primary-side switch in 48 V input, 12 V output isolated forward converter for telecom power shelves. IC Role / Device Role / Timing Role: High-side main switch operating at 250 kHz with synchronous rectification on secondary side. Use Value: 2.2 mΩ RDS(on) minimizes conduction loss at 60 A peak, improving full-load efficiency by ≥0.8% versus 3.5 mΩ alternatives. |
Use Scenario: Hot-swap controller for redundant 24 V backplane power distribution in industrial PLC racks. IC Role / Device Role / Timing Role: Low-side load switch enabling controlled inrush current limiting and fault isolation. Use Value: 120 A rating and 913 mJ avalanche energy withstand short-circuit events during hot-insertion without failure. |
| Motor Control | Server Power Supplies |
|
Use Scenario: Half-bridge leg in 24 V BLDC motor driver for HVAC fan modules. IC Role / Device Role / Timing Role: Low-side switch in three-phase inverter, commutated at 10–20 kHz with PWM dead-time control. Use Value: Fast 56–84 ns rise time and low QGD (32–45 nC) reduce switching losses and EMI during high-dV/dt transitions. |
Use Scenario: OR-ing FET in redundant 12 V intermediate bus architecture of cloud server PSUs. IC Role / Device Role / Timing Role: Back-to-back configured N-channel MOSFET providing reverse-current blocking and low-loss conduction. Use Value: Standard-level gate enables simple 12 V gate drive from existing PSU control ICs, eliminating dedicated level-shift circuitry. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar N-channel power MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STP110N6F7 | RDS(on) = 3.2 mΩ @ 10 V, 25 °C; lower QG (110 nC); TO-220FP package (no exposed drain tab) | Lacks mounting-base thermal path; unsuitable for high-power heatsink mounting without isolation hardware | Prefer when board space is constrained and thermal load ≤60 W; avoid where direct heatsink coupling is required. |
| IRF1404ZLPbF | RDS(on) = 3.7 mΩ @ 10 V, 25 °C; higher EAS (1200 mJ); same TO-220AB package with drain-connected tab | Higher conduction loss increases thermal stress in 100 A+ applications; wider VGS(th) spread (2–4 V) reduces gate drive margin | Choose only when higher avalanche margin outweighs efficiency penalty; verify gate drive strength at low VGS. |
Compared with STP110N6F7 and IRF1404ZLPbF, PSMN2R0-60PS offers the lowest RDS(on) in TO-220AB with verified 175 °C qualification and optimal QG/RDS(on) ratio-making it the preferred choice for thermally demanding, high-current industrial switching where both efficiency and ruggedness are critical.
Availability
PSMN2R0-60PS is available at Aetrix Electronics and suitable for DC-to-DC converters, motor control inverters, and server power supply OR-ing circuits requiring stable component supply, long-term industrial lifecycle support, and traceable sourcing.
Supply support for PSMN2R0-60PS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability discrete and logic devices, with leadership in MOSFETs, ESD protection, and logic ICs for industrial and automotive markets.
This part belongs to Nexperia's "TrenchMOS" standard-level power MOSFET product line, engineered for high-efficiency, high-current switching in industrial power conversion, motor drives, and infrastructure equipment where thermal robustness and avalanche reliability are mandatory.
FAQ
What is the maximum continuous drain current for PSMN2R0-60PS at 100 °C mounting base temperature?
The datasheet specifies 120 A continuous drain current at Tmb = 100 °C with proper heatsinking. This value is limited by package thermal capacity-not silicon-so actual current must be validated against measured Tmb and ambient airflow. Derating applies above 100 °C; at Tmb = 125 °C, maximum ID drops to approximately 95 A per Figure 2.
Is PSMN2R0-60PS suitable for avalanche operation in inductive load switching?
Yes-it is fully characterized for unclamped inductive switching with EAS = 913 mJ at Tj(init) = 25 °C, ID = 120 A, Vsup ≤ 60 V, and RGS = 50 Ω. This rating enables reliable operation in motor phase-leg freewheeling and relay/snubberless solenoid driving without external protection components.
Does the mounting base require electrical isolation when used in high-side configurations?
Yes-the mounting base (mb) is internally connected to the drain terminal. In high-side switch configurations, the heatsink must be electrically insulated from chassis ground using mica or ceramic washers and isolated mounting hardware to prevent short circuits and ensure safe operation.
How does RDS(on) change with junction temperature, and what is its value at 100 °C?
RDS(on) increases with temperature: 2.2 mΩ typ at 25 °C, 3.0–3.5 mΩ max at 100 °C, and 4.3–5.1 mΩ max at 175 °C. At 100 °C, the typical value is 3.0 mΩ (Figure 12), resulting in ~2.25× higher conduction loss than at room temperature-critical for thermal design margining.
PSMN2R0-60PS,127 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- -
- Package/Case:
- TO-220-3
- Packaging:
- Tube
- Product Status:
- Obsolete
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 60 V
- Current - Continuous Drain (Id) @ 25°C:
- 120A (Tc)
- Drive Voltage (Max Rds On, Min Rds On):
- 10V
- Rds On (Max) @ Id, Vgs:
- 2.2mOhm @ 25A, 10V
- Vgs(th) (Max) @ Id:
- 4V @ 1mA
- Gate Charge (Qg) (Max) @ Vgs:
- 137 nC @ 10 V
- Vgs (Max):
- ±20V
- Input Capacitance (Ciss) (Max) @ Vds:
- 9997 pF @ 30 V
- FET Feature:
- -
- Power Dissipation (Max):
- 338W (Tc)
- Operating Temperature:
- -55°C ~ 175°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- TO-220AB
PSMN2R0-60PS,127 FAQ
1.How can I place an order for PSMN2R0-60PS,127 through Aetrix?
Please submit a Request for Quotation (RFQ) for PSMN2R0-60PS,127 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PSMN2R0-60PS,127 reliable?
The price and inventory of PSMN2R0-60PS,127 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PSMN2R0-60PS,127 is usually 5 days.
3.What payment methods are accepted for PSMN2R0-60PS,127?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PSMN2R0-60PS,127 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PSMN2R0-60PS,127?
PSMN2R0-60PS,127 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PSMN2R0-60PS,127 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PSMN2R0-60PS,127?
For technical support, including PSMN2R0-60PS,127 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PSMN2R0-60PS,127 requirements.
6.How does Aetrix verify that PSMN2R0-60PS,127 is sourced from the original manufacturer or authorized distributors?
All PSMN2R0-60PS,127 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PSMN2R0-60PS,127 meets industry standards.
7.What is the process for return or replacement of PSMN2R0-60PS,127?
All PSMN2R0-60PS,127 units undergo pre-shipment inspection (PSI). If there is an issue with PSMN2R0-60PS,127, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PSMN2R0-60PS,127 part is unused and in its original packaging.
Return procedure for PSMN2R0-60PS,127:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PSMN2R0-60PS,127 Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

