Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Discrete Semiconductor Products > Transistors > FETs, MOSFETs > FETs, MOSFETs

Nexperia USA Inc. PSMN3R0-60PS,127

Name: PSMN3R0-60PS,127
Brand: Nexperia USA Inc.
SKU: PSMN3R0-60PS,127
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: PSMN3R0-60PS,127

Manufacturer:: Nexperia USA Inc.

Category:: FETs, MOSFETs

Package:: TO-220-3

Datasheet:: PSMN3R0-60PS,127.pdf

Description:: MOSFET N-CH 60V 100A TO220AB

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:7,737

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

PSMN3R0-60PS from Nexperia is a standard-level N-channel MOSFET in TO-220AB (SOT78) package, rated for 60 V V_DS, 3.0 mΩ R_DS(on) at 10 V_GS/25 A/25 °C, 100 A continuous drain current at T_mb = 25 °C, and qualified to 175 °C junction temperature. It serves as a high-current power switch in industrial DC-DC converters and server power supplies.

For engineers reviewing the PSMN3R0-60PS datasheet, PSMN3R0-60PS pinout, PSMN3R0-60PS application, or PSMN3R0-60PS equivalent, key selection criteria include its low R_DS(on) stability over temperature, unclamped avalanche energy rating of 800 mJ, gate charge profile optimized for standard 10 V drive, and thermal resistance of 0.3–0.49 K/W from junction to mounting base.

Technical Context

This MOSFET employs planar silicon technology with an integrated body diode and is designed for hard-switched, non-synchronous topologies. Its gate threshold voltage (2–4 V typ.) enables compatibility with standard logic-level and microcontroller-driven gate drivers without level-shifting.

The device features a drain-connected mounting base for direct heatsink attachment, enabling efficient thermal management in high-power applications. Its dynamic parameters-including 130 nC total gate charge, 28 nC Q_GD, and 8079 pF C_iss-support stable switching performance up to several hundred kHz in power conversion stages.

Key Specifications

Parameter	Value and Actual Design Meaning
V_DS	60 V - Maximum blocking voltage before avalanche onset; defines use in ≤48 V bus systems with margin.
R_DS(on)	2.4–3.0 mΩ @ 10 V_GS, 25 A, 25 °C - Enables <0.2 W conduction loss at 50 A, critical for high-efficiency server PSUs.
I_D (cont.)	100 A @ T_mb = 25 °C - Continuous current limited by TO-220AB package thermal capacity, not die capability.
E_AS	800 mJ unclamped avalanche - Supports robustness against inductive turn-off transients in motor control and relay driving.
R_th(j-mb)	0.3–0.49 K/W - Low thermal resistance allows >200 W dissipation with modest heatsinking, verified per Figure 2.
Q_G(tot)	130 nC - Total gate charge determines driver strength requirement; compatible with common 1–2 A peak gate drivers.
V_GS(th)	2–4 V @ 1 mA - Ensures reliable turn-on with 3.3 V or 5 V logic; remains ≥1 V even at 175 °C for hot-start reliability.

Pinout & Package

TO-220AB (SOT78) plastic single-ended package with heatsink-mounted base; 3 leads; mounting base electrically connected to drain. Dimensions per IEC/JEDEC SC-46 outline; 16.0 × 10.3 × 4.7 mm body; 3.3 mm lead pitch.

Pin/Terminal	Circuit Role	Design Meaning
1 (G)	Gate	Control terminal; requires ≤20 V absolute max; 1.1 Ω internal gate resistance limits ringing.
2 (D)	Drain	Main high-side current path; electrically tied to mounting base for low-inductance heatsink connection.
3 (S)	Source	Return path for load current; referenced for gate drive; forms source-drain diode anode.
Mounting Base	Drain (common)	Provides mechanical attachment and primary thermal path; must be insulated if drain is not at chassis ground.

Key Features

Feature	Design Value
Low R_DS(on) at high T_j	R_DS(on) rises only to 7.2 mΩ at 175 °C - maintains efficiency in thermally constrained enclosures.
Standard-level gate drive	Operates fully enhanced with 10 V_GS - eliminates need for gate boosters in 12 V control rails.
Avalanche-rated	800 mJ E_AS - withstands repetitive inductive switching stress without derating in motor H-bridge snubbers.
High-temperature qualification	Rated for 175 °C T_j - supports operation in sealed industrial cabinets or near hot components.
Integrated body diode	V_SD = 0.88–1.2 V @ 25 A - enables freewheeling in buck converters; t_rr = 54 ns minimizes recovery loss.

Applications

DC-DC Converters

Server Power Supplies

Use Scenario: Primary-side synchronous rectification in 48 V input telecom DC-DC modules delivering 12 V/100 A output.

IC Role / Device Role / Timing Role: High-side power switch operating at 200–300 kHz with 50% duty cycle; handles peak currents up to 120 A.

Use Value: 3.0 mΩ R_DS(on) reduces conduction loss to <1.8 W at full load, improving system efficiency by 0.8% versus 4.5 mΩ alternatives.

Use Scenario: 12 V VRM output stage in dual-socket x86 server motherboards with transient load steps up to 200 A/µs.

IC Role / Device Role / Timing Role: Low-side switching element in multiphase buck converter; driven by dedicated gate controller with 1.5 Ω external resistor.

Use Value: 130 nC Q_G and 28 nC Q_GD enable clean 30 ns rise/fall times, minimizing shoot-through risk during phase interleaving.

Motor Control

Load Switching

Use Scenario: Half-bridge leg in 24 V BLDC motor driver for HVAC blowers, handling 30 A RMS continuous current.

IC Role / Device Role / Timing Role: Upper-arm switch subjected to inductive flyback during PWM commutation; operates with 10 kHz PWM frequency.

Use Value: 800 mJ unclamped avalanche energy absorbs worst-case inductive kick without clamping diodes, reducing BOM count by one component per phase.

Use Scenario: Hot-swap protection and inrush limiting for 48 V backplane distribution in industrial PLC racks.

IC Role / Device Role / Timing Role: Single-pole main power switch controlled via microcontroller GPIO; activated after soft-start sequencing completes.

Use Value: 100 A continuous rating and 824 A pulsed capability support 10× inrush surges while maintaining <100 mV drop across R_DS(on).

Equivalent & Alternatives

The following parts are listed as comparable options for similar N-channel power MOSFET applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
IRF1404PBF	Higher R_DS(on) (4.7 mΩ), lower V_DS (40 V), same TO-220AB package	Limited to ≤36 V systems; less suitable for 48 V server rails	Select when cost sensitivity outweighs efficiency needs and voltage margin is sufficient.
STP100N6F6	Lower R_DS(on) (2.1 mΩ), higher Q_G (160 nC), same 60 V rating	Requires stronger gate driver; better for low-frequency, high-current loads	Prefer for motor drives where switching loss is secondary to conduction loss.

Compared with IRF1404PBF and STP100N6F6, PSMN3R0-60PS delivers optimal balance: lowest gate charge among 3 mΩ-class 60 V devices, superior thermal resistance, and guaranteed 175 °C operation-making it ideal for space-constrained, high-reliability industrial power stages.

Availability

PSMN3R0-60PS is available at Aetrix Electronics and suitable for DC-DC converters, server power supplies, and motor control systems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing from authorized channels.

Supply support for PSMN3R0-60PS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on high-volume, high-reliability discrete and logic devices, with leadership in automotive-qualified and industrial-grade MOSFETs, ESD protection, and logic ICs.

This part belongs to Nexperia's standard-level power MOSFET product line, engineered for cost-sensitive yet thermally demanding industrial and communications power applications where robustness, consistency, and thermal resilience are prioritized over ultra-low gate charge or trench architecture.

FAQ

What is the maximum safe operating temperature for PSMN3R0-60PS?

The device is qualified for continuous operation up to 175 °C junction temperature (T_j) and 175 °C storage temperature. Mounting base temperature (T_mb) must remain ≤100 °C for 83.4 A continuous current rating per Table 4; derating applies above that point using Figure 1. Thermal design must account for R_th(j-mb) = 0.3–0.49 K/W.

Can PSMN3R0-60PS be used with 5 V gate drive?

No-it is a standard-level MOSFET requiring ≥10 V_GS for full enhancement. At 5 V_GS, R_DS(on) exceeds 15 mΩ (per transfer curve Fig 7), increasing conduction loss 5× and risking thermal runaway at high current. Use only with 10–15 V gate drive sources compliant with ±20 V V_GS limit.

Is the mounting base electrically isolated?

No-the mounting base is internally connected to the drain terminal (Pin 2), as confirmed in Table 2 and Figure 18. When mounted to a heatsink, electrical isolation (e.g., mica washer + shoulder washer) is mandatory unless the heatsink is at drain potential. Failure to isolate risks short-circuiting the drain node to chassis ground.

Does PSMN3R0-60PS have avalanche capability, and how is it tested?

Yes-its non-repetitive drain-source avalanche energy (E_AS) is rated at 800 mJ under specified conditions: V_GS = 10 V, T_j(init) = 25 °C, I_D = 100 A, V_sup ≤60 V, R_GS = 50 Ω, unclamped inductive load. This rating is validated per JEDEC JESD24-11 and reflects single-event ruggedness-not repetitive operation.

PSMN3R0-60PS,127 Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: -

Package/Case:: TO-220-3

Packaging:: Tube

Product Status:: Obsolete

FET Type:: N-Channel

Technology:: MOSFET (Metal Oxide)

Drain to Source Voltage (Vdss):: 60 V

Current - Continuous Drain (Id) @ 25°C:: 100A (Tc)

Drive Voltage (Max Rds On, Min Rds On):: 10V

Rds On (Max) @ Id, Vgs:: 3mOhm @ 25A, 10V

Vgs(th) (Max) @ Id:: 4V @ 1mA

Gate Charge (Qg) (Max) @ Vgs:: 130 nC @ 10 V

Vgs (Max):: ±20V

Input Capacitance (Ciss) (Max) @ Vds:: 8079 pF @ 30 V

FET Feature:: -

Power Dissipation (Max):: 306W (Tc)

Operating Temperature:: -55°C ~ 175°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: TO-220AB

PSMN3R0-60PS,127 FAQ

1.How can I place an order for PSMN3R0-60PS,127 through Aetrix?

Please submit a Request for Quotation (RFQ) for PSMN3R0-60PS,127 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for PSMN3R0-60PS,127 reliable?

The price and inventory of PSMN3R0-60PS,127 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PSMN3R0-60PS,127 is usually 5 days.

3.What payment methods are accepted for PSMN3R0-60PS,127?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PSMN3R0-60PS,127 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for PSMN3R0-60PS,127?

PSMN3R0-60PS,127 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your PSMN3R0-60PS,127 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for PSMN3R0-60PS,127?

For technical support, including PSMN3R0-60PS,127 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PSMN3R0-60PS,127 requirements.

6.How does Aetrix verify that PSMN3R0-60PS,127 is sourced from the original manufacturer or authorized distributors?

All PSMN3R0-60PS,127 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PSMN3R0-60PS,127 meets industry standards.

7.What is the process for return or replacement of PSMN3R0-60PS,127?

All PSMN3R0-60PS,127 units undergo pre-shipment inspection (PSI). If there is an issue with PSMN3R0-60PS,127, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The PSMN3R0-60PS,127 part is unused and in its original packaging.

Return procedure for PSMN3R0-60PS,127:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…